Current jobs related to Lead ASIC Design Engineer - Santa Clara - www.rekruiter.in
-
Senior ASIC Design Engineer
4 weeks ago
Santa Clara, California, United States rekruiter Full timeJob Title: Lead ASIC Design EngineerWe are seeking a highly skilled Lead ASIC Design Engineer to join our team in Santa Clara, CA. As a key member of our design team, you will be responsible for leading the design of complex ASICs and collaborating with customers, vendors, and internal teams.Key Responsibilities:Work with customers and vendors to understand...
-
ASIC Design Engineer
1 month ago
Santa Clara, California, United States Apple Full timeJob Title: ASIC Design EngineerAt Apple, we're looking for a skilled ASIC Design Engineer to join our team. As an ASIC Design Engineer, you will be responsible for designing and developing complex digital circuits and systems-on-chip (SoCs) for our cutting-edge products.Key Responsibilities:Design and develop high-performance digital circuits and SoCs using...
-
ASIC Design Engineer
2 weeks ago
Santa Clara, California, United States Infobahn Softworld Full timeJob Title: ASIC/RTL Design EngineerInfobahn Softworld is seeking a highly skilled ASIC/RTL Design Engineer to join our team. As a key member of our design team, you will be responsible for designing and implementing complex digital circuits, including micro-architecture documentation and block-level design.Key Responsibilities:Design and implement logic...
-
ASIC Design Engineer
2 weeks ago
Santa Clara, California, United States Infobahn Softworld Full timeJob Title: ASIC/RTL Design EngineerJob Summary:We are seeking an experienced ASIC/RTL Design Engineer to join our team at Infobahn Softworld Inc. in San Jose, CA. The successful candidate will be responsible for designing and implementing digital circuits, including micro-architecture documentation and block-level design.Key Responsibilities:Design and...
-
ASIC Design Engineer
2 weeks ago
Santa Clara, California, United States PDDN Inc Full timeJob Title: ASIC Physical Design EngineerAt PDDN Inc, we are seeking a highly skilled ASIC Physical Design Engineer to join our team. As a key member of our design team, you will be responsible for designing and implementing complex digital circuits for our cutting-edge ASICs.Key Responsibilities:Design and implement chip-level floor planning, partitioning,...
-
ASIC Design Engineer
2 weeks ago
Santa Clara, California, United States Omnivision Technologies Full timeJob SummaryAs a Staff ASIC Design Engineer at Omnivision Technologies, you will be responsible for designing and implementing module-level micro-architecture, participating in top-level implementation and integration, and generating test cases for module-level and chip-level designs. You will also participate in FPGA emulation and post-silicon validation....
-
ASIC/RTL Design Engineer
3 weeks ago
Santa Clara, United States Experis Full timeOur client in the technology industry is seeking an ASIC/RTL Design Engineer to join their team. As an ASIC/RTL Design Engineer, you will be part of the design team supporting the development of required features. The ideal candidate will have a good understanding of SystemVerilog, analyzing existing designs and making modifications, able to understand tools...
-
ASIC/RTL Design Engineer
4 weeks ago
Santa Clara, United States Experis Full timeOur client in the technology industry is seeking an ASIC/RTL Design Engineer to join their team. As an ASIC/RTL Design Engineer, you will be part of the design team supporting the development of required features. The ideal candidate will have a good understanding of SystemVerilog, analyzing existing designs and making modifications, able to understand tools...
-
Digital ASIC Design Engineer
4 weeks ago
Santa Clara, California, United States Qualcomm Full timeJob SummaryWe are seeking a highly skilled Digital ASIC Design Engineer to join our team at Qualcomm. As a key member of our Engineering Group, you will be responsible for defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting IP (block/SoC) development for high-performance, high-quality, low-power products.Key...
-
Senior ASIC Design Engineer
2 weeks ago
Santa Clara, California, United States Qualcomm Full timeJob SummaryWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Qualcomm. As a key member of our Integrated Wireless Technology team, you will be responsible for designing and developing advanced wireless technologies for the mobile, networking, computing, and consumer electronics markets.Key Responsibilities:Design and develop low...
-
Senior ASIC Floorplan Design Engineer
4 weeks ago
Santa Clara, California, United States NVIDIA Full timeJob Title: Senior ASIC Floorplan Design EngineerNVIDIA is seeking a highly skilled Senior ASIC Floorplan Design Engineer to join our team. As a key member of our design team, you will be responsible for designing and implementing the world's leading SoC's and GPU's.Key Responsibilities:Develop and optimize floorplans during early chip developmentDrive the...
-
ASIC Design Engineer
3 weeks ago
Santa Clara, California, United States Trilyon, Inc. Full timeJob OpportunityTrilyon, Inc. is seeking a skilled ASIC/RTL Design Engineer to join our team. As a key member of our global workforce solutions and staffing services, you will be responsible for designing and implementing complex digital circuits and micro-architectures.Key Responsibilities:Design and develop micro-architecture documentation and own major...
-
Senior ASIC Physical Design Engineer
2 weeks ago
Santa Clara, California, United States IBA InfoTech Full timeJob Title: Senior ASIC Physical Design EngineerWe at IBA InfoTech are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team.Job Summary:As a Senior ASIC Physical Design Engineer, you will be responsible for designing and implementing high-speed ASICs using advanced physical design techniques. You will work closely with our team of...
-
Senior ASIC Physical Design Engineer
2 weeks ago
Santa Clara, California, United States IBA InfoTech Full timeJob Title: Senior ASIC Physical Design Engineer Job Description: We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team at IBA InfoTech. As a key member of our design team, you will be responsible for designing and implementing complex ASICs using advanced EDA tools. Responsibilities: * Design and implement high-performance...
-
Senior ASIC Design Engineer
2 weeks ago
Santa Clara, California, United States NVIDIA Full timeAbout the RoleWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at NVIDIA. As a key member of our GPU Design team, you will be responsible for implementing, documenting, and delivering high-performance, area, and power-efficient RTL to achieve design targets and specifications.Key ResponsibilitiesImplement and deliver...
-
Senior ASIC Digital Design Engineer
1 week ago
Santa Clara, California, United States Qualcomm Full timeJob SummaryQualcomm is seeking a highly skilled Senior ASIC Digital Design Engineer to join our team. As a key member of our Engineering Group, you will be responsible for defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting IP (block/SoC) development for high-performance, high-quality, low-power products.Key...
-
ASIC Design Verification Engineer
3 weeks ago
Santa Clara, California, United States Qualcomm Full timeJob Title: ASIC Design Verification EngineerQualcomm is seeking a highly skilled ASIC Design Verification Engineer to join our team. As a key member of our Engineering Group, you will be responsible for the complete verification lifecycle, from system-level concept to tape out and post-silicon support.Responsibilities:Comprehensive pre-silicon test planning...
-
Senior ASIC Design Engineer
1 month ago
Santa Clara, California, United States Apple Full timeAbout the RoleWe are seeking a highly skilled ASIC Design Engineer to join our team at Apple. As a key member of our SoC Design team, you will be responsible for designing and developing high-performance on-chip interconnects for our next-generation SOC's.Key ResponsibilitiesAnalyze architectural requirements and define scalable interconnect componentsDesign...
-
Senior ASIC Design Engineer
1 month ago
Santa Clara, California, United States Apple Full timeAbout the RoleWe are seeking a highly skilled ASIC Design Engineer to join our team at Apple. As a key member of our SoC Design team, you will be responsible for designing and developing high-performance on-chip interconnects for our next-generation SOC's.Key ResponsibilitiesAnalyze architectural requirements and define scalable interconnect componentsDesign...
-
Senior ASIC Floorplan Design Engineer
1 week ago
Santa Clara, California, United States NVIDIA Full timepWe are seeking a talented ASIC Floorplan Engineer to design and implement the world's leading SoC's and GPU's./ppThis position offers a unique opportunity to craft and influence the design and development of the next generation GPU and SoC, allowing you to have real impact in a dynamic, technology-focused company impacting product lines ranging from...
Lead ASIC Design Engineer
2 months ago
The Client of Roljobs Technologies Pvt Ltd.
Job DescriptionWe are currently on a hunt for a Lead ASIC Design Engineer to join our client's team in Santa Clara, CA.
What you’ll be doing:
- Work with customer, vendors and internal teams.
- Support customer’s design through all phases of ASIC execution.
- Ensure designs meet product performance requirements by performing related tasks.
- Contribute to microarchitecture, RTL design, synthesis, and timing closure.
We would love to hear from you if:
- 8+ years of professional design experience.
- Hands-on ASIC front-end design, ideally in design services environments.
- Micro-architecture at module/sub-system/chip-level.
- Digital design of complex modules/sub-systems, with solid understanding of clock-domain crossings.
We embrace diversity and equal opportunity in a serious way.
Additional InformationAll your information will be kept confidential according to EEO guidelines.
#J-18808-Ljbffr