DV Engineer
2 days ago
Mastech Digital is an IT Staffing and Digital Transformation Services company.
Mastech Digital provides digital and mainstream technology staff as well as Digital Transformation Services for all American Corporations. We are currently seeking a DV Engineer (Senior Level) for our client in the Consulting domain. We value our professionals, providing comprehensive benefits and the opportunity for growth. This is a Contract position, and the client is looking for someone to start immediately.
Duration: 12+ Months Contract
Primary Skills: Engineering
Role Description: As a DV Engineer (Senior Level) , you must have at least 12 years’ experience.
Required Experience:
- For Sr level, should have knowledge of entire testbench, flow, setup. Assigning tasks and 12 years’ industry experience in a design verification role.
- Verification: Experience at all levels - Block level - subsystem level.
- Automation skills. DV Sign off Sr level: Coverage analysis.
Education: Bachelor’s degree in computer science, Electrical/Electronic Engineering, Information Technology or another related field or Equivalent.
Experience: Minimum 12 years’ experience.
Relocation: This position will not cover relocation expenses.
Travel: No.
Local Preferred: Yes.
Note: Must be able to work on a W2 basis (No C2C).
#J-18808-Ljbffr-
GPU DV Engineer
1 day ago
San Jose, CA, United States Mastech Inc. Full timeMastech Digital is an IT Staffing and Digital Transformation Services company. Mastech Digital provides digital and mainstream technology staff as well as Digital Transformation Services for all American Corporations. We are currently seeking a GPU DV Engineer for our client in the Engineering domain. We value our professionals, providing comprehensive...
-
Hardware Engineering
1 day ago
Sunnyvale, CA, United States CV Library Full timeJob Description: Remote role. Preference will be given to candidates in PST. Max bill rate of Hourly. Minimum Qualifications: 5+ years of experience as a DV engineer Bachelor degree in Electrical/Computer Engineering or Computer Science Top Non-Negotiable Skill Sets Required: Power and performance modeling or DV (C, system C, system Verilog, or MATLAB)...
-
Lead DV IP Verification Engineer
1 week ago
San Francisco, California, United States Indeed Full timeAbout the RoleWe are seeking a highly skilled Lead DV IP Verification Engineer to join our team at Capgemini Engineering in San Francisco CA or Sunnyvale CA. This role is responsible for architecting and creating verification environments using System-Verilog and UVM methodology for IP verification.Key Responsibilities:Develop complex verification...
-
Senior E/E
3 weeks ago
San Francisco, United States Indeed Full timeJob Role: Lead DV IP Verification Engineer Job Location: San Francisco CA / Sunnyvale CAJob Description: Architect and create verification environments using System-Verilog and UVM (Universal Verification) methodology for IP verification. IP verification is a must, and SoC verification is good to have.Key ResponsibilitiesSystemVerilog/UVM/C++/PythonRequired...
-
Design Verification
1 day ago
San Jose, CA, United States Cisco Systems, Inc. Full timeThe application window is expected to close on 12/26/2024 Meet the team The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations...
-
Sunnyvale, CA, United States Apple Inc. Full timeWireless SOC Design Verification Engineer As part of our team, you will have the opportunity to verify a set of complex SOCs. Our team integrates multiple sophisticated IP-level DV environments, crafts highly reusable best-in-class UVM Testbenches, implements effective coverage-driven and directed test cases, deploys new tools, and implements methodologies...
-
Senior Staff Verification Engineer
1 day ago
San Jose, CA, United States CV Library Full timeJob Description Senior Staff Verification Engineer position is your opportunity to join one of the industry’s leading companies in Smart Edge SoCs for network/systems control, management security systems, and IIoT. You should have prior knowledge and experience with UVM verification and UVM environment development. You will be responsible for RTL...
-
Design Verification Engineer
4 weeks ago
Mountain View, CA, United States BrickRed Systems Full timeWe are seeking an experienced Hardware Design Engineer to join our team, responsible for developing and augmenting post-Silicon test generators. This role requires a solid understanding of pre-Silicon DV test generation techniques and expertise in applying them to post-Silicon environments. You will work closely with cross-functional teams to enhance the...
-
ASIC Design Verification Engineer
1 day ago
San Jose, CA, United States Cisco Full timeThe application window is expected to close on 12/15/2024. This is an onsite role and will require working out of the Milpitas/San Jose office location. Who We Are: The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises...
-
ASIC Engineer
1 day ago
San Jose, CA, United States Cisco Systems, Inc. Full timeThe application window is expected to close on 11/30/2024 This is an onsite role and will require working out of the Milpitas/San Jose office location. Who We Are The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises...
-
ASIC Engineer
1 day ago
San Jose, CA, United States Cisco Systems, Inc. Full timeThe application window is expected to close on 10/15/2024 This is an onsite role and will require working out of the Milpitas/San Jose office location. Who We Are The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises...
-
Cellular SOC Design Verification Engineer
2 days ago
Sunnyvale, CA, United States Apple Inc. Full timeCellular SOC Design Verification Engineer Do you have a passion for invention and self-challenge? This position allows you to be a part of one of the most innovative and key projects that Apple’s Silicon Engineering Group has embarked upon to date.As part of our team, you will have the opportunity to take the lead and contribute to verifying a set of...
-
ASIC Engineering Technical Leader
1 day ago
San Jose, CA, United States Cisco Systems, Inc. Full timeThe application window is expected to close on 11/30/2024. This is an onsite role and will require working out of the Milpitas/San Jose office location. Who We Are The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for...
-
ASIC Design Verification Engineer
1 day ago
San Jose, CA, United States Cisco Systems, Inc. Full timeThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying...
-
ASIC Design Verification Engineer
2 days ago
San Jose, CA, United States Cisco Systems, Inc. Full timeThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon...
-
Design Verification Engineer
1 day ago
Dallas, TX, United States CV Library Full timeDesign Verification Engineer Location: Dallas, TX - Onsite Type: Contract We are looking for a Design Verification Engineer. Our client, a leading Silicon and Embedded System design house, is seeking an experienced Design Verification (DV) Engineer to join their team. The company focuses on delivering cutting-edge solutions in system architecture, logic...
-
Senior ASIC Verification Engineer
1 week ago
San Jose, California, United States Cisco Systems Full timeWe are seeking a highly skilled Senior ASIC Verification Engineer to join our team at Cisco Systems. This role will be based in the Milpitas/San Jose office location.About the RoleThis is an onsite position that requires working out of our office location. As a Senior ASIC Verification Engineer, you will be responsible for designing and developing complex...
-
Wifi MAC
1 day ago
, ME, United States Nutanix Full timeCompany: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: Qualcomm WLAN HW team in Bangalore is responsible for developing and delivering best in class WLAN/WiFi solutions which are setting benchmark in wireless industry. In this role of WLAN Verification Engineer, you will be verifying...
-
Memory Systems Engineer
1 week ago
San Diego, California, United States PER International Full timeJob Title: Memory Systems Engineer - Automotive ApplicationsAbout the Role:We are seeking an experienced Memory Systems Engineer to join our team and contribute to the design and development of memory systems for automotive applications.Job Description:Collaborate with system architects to develop competitive and scalable memory system architectures.Lead...
-
Sr Design Verification Engineering Manager
2 days ago
Columbia, MD, United States Cadence Design Systems Full timeSr Design Verification Engineering Manager Apply locations: BANGALORE Time type: Full time Posted on: Posted 30+ Days Ago Job requisition id: R43491 At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Job Description: Roles & Responsibilities: The role requires the management of a SerDes DV group...