ASIC DFT Engineer

1 week ago

San Jose CA United States Cisco Systems, Inc. Full time
Who You'll Work With

You will be in the Silicon One development organization as an ASIC Implementation Engineer in San Jose, CA with a primary focus on Design-for-Test. You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive DFT requirements early in the design cycle. As a member of this team you will also be involved in crafting groundbreaking next generation networking chips. You will help lead to drive the DFT and quality process through the entire Implementation flow and post silicon validation phases with additional exposure to physical design signoff activities.

What You'll Do


  • Responsible for implementing the Hardware Design-for-Test (DFT) features that support ATE, in-system test, debug and diagnostics needs of the designs.
  • Responsible for development of innovative DFT IP in collaboration with the multi-functional teams and play a key role in full chip design integration with the testability features coordinated in the RTL. Work closely with the design/design-verification and PD teams to enable the integration and validation of the Test logic in all phases of the implementation and post silicon validation flows.
  • Your team will participate in the creation of Innovative Hardware DFT & physical design aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug strategies.
  • The job requires the candidate to have the ability to craft and debug with minimal mentorship.

    Who You Are

    You are an ASIC Design for Test Hardware Engineer with 4+ years of related work experience with a broad mix of technologies including:

    Minimum Requirements:


    • A Bachelor's or Master's Degree, in Electrical or Computer Engineering required with at least 10 years of good experience of latest innovative trends in DFT, test and silicon engineering.
    • Good experience with Jtag protocols, Scan and BIST architectures, including memory BIST and boundary scan.
    • Good experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets, PrimeTime
    • Verification skills include, System Verilog Logic Equivalency checking and validating the Test-timing of the design.
    • Experience working with Gate level simulation, debugging with VCS and other simulators.
    • Post-silicon validation and debug experience; Ability to work with ATE patterns, P1687
    • Strong verbal skills and ability to thrive in a multifaceted environment
    • Scripting skills: Tcl, Python/Perl.

      Preferred Skills:


      • Verilog design experience - developing custom DFT logic & IP integration; familiarity with functional verification
      • DFT CAD development - Test Architecture, Methodology and Infrastructure
      • Test Static Timing Analysis
      • Post silicon validation using DFT patterns.

  • ASIC DFT Engineer

    4 weeks ago

    San Jose, California, United States Cisco Full time

    About the RoleCisco is seeking an experienced ASIC DFT Engineer to join our Silicon One development organization in San Jose, CA. As a key member of our team, you will be responsible for implementing Hardware Design-for-Test (DFT) features that support ATE, in-system test, debug, and diagnostics needs of our designs.Key ResponsibilitiesImplement DFT features...

  • DFT Engineer

    1 week ago

    san jose, United States ACL Digital Full time

    Job Title: DFT Engineer Location: San Jose, CA (Hybrid)Duration: Contract Project Job Description: Responsibilities:● Develop and optimize DFT features for use in complex digital systems● Perform structural scan and at-speed scan insertion, automatic pattern generation, and scancoverage analysis (Cadence Genus w/ Modus or Siemens Tessent)● Create DFT...

  • DFT Engineer

    2 weeks ago

    san jose, United States ACL Digital Full time

    Job Title: DFT Engineer Location: San Jose, CA (Hybrid)Duration: Contract Project Job Description: Responsibilities:● Develop and optimize DFT features for use in complex digital systems● Perform structural scan and at-speed scan insertion, automatic pattern generation, and scancoverage analysis (Cadence Genus w/ Modus or Siemens Tessent)● Create DFT...

  • DFT Engineer

    4 weeks ago

    San Jose, United States ACL Digital Full time

    Job Title: DFT Engineer Location: San Jose, CA (Hybrid)Duration: Contract Project Job Description: Responsibilities:● Develop and optimize DFT features for use in complex digital systems● Perform structural scan and at-speed scan insertion, automatic pattern generation, and scancoverage analysis (Cadence Genus w/ Modus or Siemens Tessent)● Create DFT...

  • Senior DFT Engineer

    4 weeks ago

    San Jose, California, United States Mirafra Technologies Full time

    Job Title: DFT LeadAt Mirafra Technologies, we are seeking a highly skilled DFT Lead to join our team. As a key member of our digital design team, you will be responsible for developing and optimizing DFT features for complex digital systems.Responsibilities:Develop and optimize DFT features for use in complex digital systemsPerform structural scan and...

  • Senior DFT Engineer

    3 weeks ago

    San Jose, California, United States Mirafra Technologies Full time

    Job SummaryWe are seeking a highly skilled Digital Test Engineer to join our team at Mirafra Technologies. As a key member of our design team, you will be responsible for developing and optimizing DFT features for complex digital systems.Key ResponsibilitiesDevelop and optimize DFT features for use in complex digital systemsPerform structural scan and...

  • DFT Engineer

    3 weeks ago

    san jose, United States ACL Digital Full time

    Position: DFT EngineerLocation: San Jose, CARequired Skills:5+ years of experience of working in DFT.Understanding basics of DFT structures, MBIST, Boundary Scan Tap ControllerHands on experience with industry standard ATPG tools, MBIST, simulation and debugging.Hands-on experience with Verilog behavioral RTL and Gate level net list.Generating, verifying,...

  • DFT Engineer

    4 weeks ago

    San Jose, United States ACL Digital Full time

    Position: DFT EngineerLocation: San Jose, CARequired Skills:5+ years of experience of working in DFT.Understanding basics of DFT structures, MBIST, Boundary Scan Tap ControllerHands on experience with industry standard ATPG tools, MBIST, simulation and debugging.Hands-on experience with Verilog behavioral RTL and Gate level net list.Generating, verifying,...

  • DFT Lead

    3 weeks ago

    San Jose, United States Mirafra Technologies Full time

    Verilog, Tessent, GenusResponsibilities:Develop and optimize DFT features for use in complex digital systemsPerform structural scan and at-speed scan insertion, automatic pattern generation, and scancoverage analysis (Cadence Genus w/ Modus or Siemens Tessent)Create DFT patterns for ATE to enable high volume manufacturingDesign and contribute to design for...

  • DFT Lead

    3 weeks ago

    san jose, United States Mirafra Technologies Full time

    Verilog, Tessent, GenusResponsibilities:Develop and optimize DFT features for use in complex digital systemsPerform structural scan and at-speed scan insertion, automatic pattern generation, and scancoverage analysis (Cadence Genus w/ Modus or Siemens Tessent)Create DFT patterns for ATE to enable high volume manufacturingDesign and contribute to design for...

  • DFT Lead

    2 months ago

    san jose, United States Mirafra Technologies Full time

    Verilog, Tessent, GenusResponsibilities:Develop and optimize DFT features for use in complex digital systemsPerform structural scan and at-speed scan insertion, automatic pattern generation, and scancoverage analysis (Cadence Genus w/ Modus or Siemens Tessent)Create DFT patterns for ATE to enable high volume manufacturingDesign and contribute to design for...

  • DFT Lead

    2 months ago

    San Jose, United States Mirafra Technologies Full time

    Verilog, Tessent, GenusResponsibilities:Develop and optimize DFT features for use in complex digital systemsPerform structural scan and at-speed scan insertion, automatic pattern generation, and scancoverage analysis (Cadence Genus w/ Modus or Siemens Tessent)Create DFT patterns for ATE to enable high volume manufacturingDesign and contribute to design for...

  • Principal ASIC Design Engineer

    3 weeks ago

    San Jose, California, United States Triton R&D Consulting, LLC Full time

    Job Title: Principal ASIC Design EngineerJob Summary:We are seeking a highly skilled Principal ASIC Design Engineer to lead our front to back design efforts. As an expert in ASIC design, you will be responsible for establishing and maintaining synthesis, static timing analysis, and equivalency flows. You will work closely with ASIC design engineers to ensure...

  • ASIC Synthesis/STA Engineer

    7 days ago

    San Jose, CA, United States AXONNE Full time

    Company Overview:Axonne Inc. is a Silicon Valley startup that provides cutting-edge semiconductor solutions for the automotive industry with innovative in-vehicle network semiconductor solutions. We are dedicated to delivering high-performance, reliable, and state-of-the-art semiconductor products to meet the demanding requirements of automotive electronics....

  • DFT Engineer

    3 weeks ago

    San Diego, California, United States Qualcomm Full time

    Job SummaryQualcomm is seeking a highly skilled DFT Engineer to join our team. As a key member of our Digital ASIC Design Team, you will be responsible for implementing and verifying advanced DFT/DFD techniques for low power and multi-voltage designs.Key ResponsibilitiesDesign and implement DFT patterns for low power and multi-voltage designsAnalyze and...

  • ASIC Synthesis/STA Engineer

    1 week ago

    san jose, United States AXONNE Full time

    Company Overview:Axonne Inc. is a Silicon Valley startup that provides cutting-edge semiconductor solutions for the automotive industry with innovative in-vehicle network semiconductor solutions. We are dedicated to delivering high-performance, reliable, and state-of-the-art semiconductor products to meet the demanding requirements of automotive electronics....

  • ASIC Synthesis/STA Engineer

    2 months ago

    san jose, United States AXONNE Full time

    Company Overview:Axonne Inc. is a Silicon Valley startup that provides cutting-edge semiconductor solutions for the automotive industry with innovative in-vehicle network semiconductor solutions. We are dedicated to delivering high-performance, reliable, and state-of-the-art semiconductor products to meet the demanding requirements of automotive electronics....

  • ASIC Synthesis/STA Engineer

    4 months ago

    San Jose, United States AXONNE Full time

    Company Overview:Axonne Inc. is a Silicon Valley startup that provides cutting-edge semiconductor solutions for the automotive industry with innovative in-vehicle network semiconductor solutions. We are dedicated to delivering high-performance, reliable, and state-of-the-art semiconductor products to meet the demanding requirements of automotive electronics....

  • ASIC Synthesis/STA Engineer

    4 weeks ago

    San Jose, California, United States AXONNE Full time

    Company OverviewAxonne Inc. is a pioneering Silicon Valley startup that delivers cutting-edge semiconductor solutions for the automotive industry. Our innovative in-vehicle network semiconductor solutions are designed to meet the demanding requirements of automotive electronics.Key ResponsibilitiesDevelop and execute synthesis, DFT, and static timing...

  • ASIC Engineering Technical Leader

    4 weeks ago

    San Jose, California, United States Cisco Full time

    About the RoleCisco is seeking a highly skilled ASIC Engineering Technical Leader to join our team. As a key member of our Silicon One development organization, you will be responsible for leading the implementation of Design-for-Test (DFT) architecture for our next-generation networking chips.Key ResponsibilitiesDevelop and implement comprehensive DFT...