Current jobs related to Senior ASIC/VLSI Synthesis and Design Engineer - Santa Clara, California - Celestial AI
-
Senior ASIC Synthesis and STA Engineer
21 hours ago
Santa Clara, California, United States Capgemini Engineering Full timeJob Title: Senior ASIC Synthesis and STA EngineerLocation: Santa Clara, CAAbout the RoleWe are seeking a highly skilled Senior ASIC Synthesis and STA Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for preparing SDC and running physical synthesis using Synopsys Fusion compiler for TSMC...
-
Senior ASIC Synthesis and STA Engineer
10 hours ago
Santa Clara, California, United States Capgemini Engineering Full timeJob Title: Senior ASIC Synthesis and STA EngineerLocation: Santa Clara, CAJob SummaryWe are seeking a highly skilled Senior ASIC Synthesis and STA Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for preparing SDC and running physical synthesis using Synopsys Fusion compiler for TSMC technology...
-
Senior ASIC Design Engineer
2 weeks ago
Santa Clara, California, United States NVIDIA Full timeAbout the RoleNVIDIA is seeking a highly skilled Senior ASIC Design Engineer to join our team of experts in implementing cutting-edge SoC's and GPU's.This is an exceptional opportunity to make a real impact in a dynamic, technology-driven company that is shaping the future of computing.Key ResponsibilitiesDesign, implement, and deliver high-performance,...
-
Senior ASIC Design Engineer
3 weeks ago
Santa Clara, California, United States NVIDIA Full timeJob SummaryWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at NVIDIA. As a key member of our GPU Design team, you will be responsible for implementing, documenting, and delivering high-performance, area, and power-efficient RTL designs.Key ResponsibilitiesDesign and implement high-performance RTL designs for our GPU...
-
Senior ASIC Design Engineer
1 week ago
Santa Clara, California, United States NVIDIA Full timeAbout NVIDIANVIDIA is a leading technology company that specializes in designing and manufacturing high-performance graphics processing units (GPUs) and high-performance computing hardware.We are seeking a highly skilled Senior ASIC Design Engineer to join our team and contribute to the development of our cutting-edge products.Key ResponsibilitiesDesign and...
-
Senior ASIC Design Engineer
2 weeks ago
Santa Clara, California, United States NVIDIA Corporation Full timeAbout the RoleWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at NVIDIA Corporation.This is an exciting opportunity to work on the design and implementation of high-performance, area-efficient RTL for our leading SoCs and GPUs.Key ResponsibilitiesImplement, document, and deliver high-performance, area-efficient RTL to achieve...
-
Senior ASIC Power Design Engineer
1 week ago
Santa Clara, California, United States NVIDIA Full timeNVIDIA is seeking a Senior ASIC Power Engineer to design hardware accelerators and processors on our next-generation mobile, embedded and datacenter platforms. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of...
-
Senior ASIC Design Engineer
21 hours ago
Santa Clara, California, United States NVIDIA Full timeSenior ASIC Design EngineerWe are seeking a highly skilled Senior ASIC Design Engineer to join our Memory Subsystem Design team at NVIDIA. As a key member of our team, you will be responsible for designing and implementing innovative Memory Controllers for our GeForce GPUs and Tegra SoCs.Key Responsibilities:Collaborate with architects, software engineers,...
-
Senior ASIC Design Engineer
1 week ago
Santa Clara, California, United States Omnivision Technologies Full timeJob SummaryOmnivision Technologies is seeking a highly skilled Senior ASIC Design Engineer to join our team. As a key member of our design team, you will be responsible for designing and implementing module-level micro-architecture, participating in top-level implementation and integration, and generating test cases for the module level and chip level.Key...
-
Senior Hardware Design Engineer
3 days ago
Santa Clara, California, United States NVIDIA Full timeJob Title: Senior Hardware Design EngineerWe are seeking a highly skilled Senior Hardware Design Engineer to join our Tegra group at NVIDIA.This is an exciting opportunity to work on the world's leading SoC's and GPU's, verifying, designing, and verifying cutting-edge technology.As a key member of our Design team, you will be responsible for the design and...
-
Senior Hardware Design Engineer
2 days ago
Santa Clara, California, United States NVIDIA Full timeJob Title: Senior Hardware Design EngineerWe are seeking a highly skilled Senior Hardware Design Engineer to join our Tegra group at NVIDIA. As a key member of our design team, you will be responsible for designing and implementing controllers/IPs for a System-on-Chip.Key Responsibilities:Design and implement controllers/IPs for a System-on-ChipBuild...
-
Senior ASIC Power Design Engineer
3 weeks ago
Santa Clara, California, United States NVIDIA Full timeJob Summary:NVIDIA is seeking a highly skilled Senior ASIC Power Engineer to join our team. As a key member of our GPU ASIC team, you will be responsible for designing and developing innovative hardware, GPU, and system designs to enhance performance and efficiency.Key Responsibilities:Develop and implement power-efficient RTL designs in collaboration with...
-
Senior ASIC Design Engineer
6 days ago
Santa Clara, California, United States Omni Vision Inc Full timeOmni Vision Inc is seeking a highly skilled ASIC Design Engineer to join our team. The ideal candidate will have a strong background in digital design and a proven track record of delivering high-quality designs. Key Responsibilities: * Design and implement module-level micro-architecture * Participate in top-level implementation and integration * Develop...
-
Senior Synthesis Flow Development Engineer
4 days ago
Santa Clara, California, United States NVIDIA Full timeAbout NVIDIANVIDIA is a pioneer in the field of artificial intelligence and high-performance computing. Our company has a rich history of innovation, dating back to the invention of the GPU in 1999. Today, we continue to push the boundaries of what is possible with AI and computing.Job SummaryWe are seeking a highly skilled Senior Synthesis Flow Development...
-
Senior ASIC Power Engineer
6 days ago
Santa Clara, California, United States NVIDIA Full timeNVIDIA is seeking a Senior ASIC Power Engineer to design hardware accelerators and processors on our next-generation mobile, embedded and datacenter platforms. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of...
-
Senior ASIC Design Engineer
6 days ago
Santa Clara, California, United States Apple Full timeAbout the RoleWe are seeking a highly skilled ASIC Design Engineer to join our team at Apple. As a key member of our SoC Design team, you will be responsible for designing and developing high-performance on-chip interconnects for our next-generation SOC's.Key ResponsibilitiesAnalyze architectural requirements and define scalable interconnect componentsDesign...
-
Senior ASIC Design Engineer
1 day ago
Santa Clara, California, United States rekruiter Full timeFull-time Company Overview rekruiter is a leading technology company based in Santa Clara, CA. Job Summary We are seeking a highly skilled Lead ASIC Design Engineer to join our team. Key Responsibilities * Collaborate with customers, vendors, and internal teams to support design execution * Ensure designs meet product performance requirements through...
-
Senior ASIC Power Design Engineer
12 hours ago
Santa Clara, California, United States NVIDIA Full timeWe are seeking a highly skilled Senior ASIC Power Engineer to join our team at NVIDIA.NVIDIA is a leader in the technology industry, and we are looking for talented individuals to help us design and develop innovative hardware accelerators and processors for our next-generation mobile, embedded, and datacenter platforms.Key Responsibilities:Develop...
-
Senior ASIC Design Engineer
2 days ago
Santa Clara, California, United States rekruiter Full timeJob DescriptionWe are seeking a highly skilled Lead ASIC Design Engineer to join our team in Santa Clara, CA.Key Responsibilities:Collaborate with customers, vendors, and internal teams to support design execution.Ensure designs meet product performance requirements through related tasks.Contribute to microarchitecture, RTL design, synthesis, and timing...
-
Senior Design Engineer
2 weeks ago
Santa Clara, California, United States NVIDIA Corporation Full timeJob Summary:NVIDIA Corporation is seeking a highly skilled Senior Design Engineer to join our Tegra group. As a key member of our Design team, you will be responsible for designing and implementing controllers/IPs for a System-on-Chip.Key Responsibilities:Design and implement controllers/IPs for a System-on-Chip.Build architectural trade-offs based on...
Senior ASIC/VLSI Synthesis and Design Engineer
3 months ago
Job Description
About Celestial AI
As the industry strives to meet the demands of the AI workloads, bottlenecks in data transfers between processors and memory have hindered progress.
The Photonic Fabric based Memory Fabric provides an optically scalable solution to the 'Memory Wall' problem, enabling tens of Terabytes of memory capacity at full HBM bandwidths with low tens of nanoseconds of latency and extremely low power.
The Photonic Fabric based Compute Fabric enables Terabyte class bandwidth between compute nodes at low latency and power. Photonic Fabric delivers a transformative leap in AI system performance, ten years more advanced than existing technologies.Job Description:
We are seeking a highly skilled Senior ASIC/VLSI Synthesis and Design Engineer to join our team. The successful candidate will be responsible for developing and implementing complex digital designs for high-performance ASICs and SoCs.
The role will involve working closely with design teams to optimize the designs for power, performance, and area while meeting stringent time-to-market constraints.
The ideal candidate should have a strong background in ASIC/VLSI design flow, digital design, and synthesis methodologies, as well as experience in clock level and top-level synthesis, timing closure, gate level simulation, DFT, power analysis, memory BIST and repair.
Experience with deep technology nodes and very large designs is also essential.ESSENTIAL DUTIES AND RESPONSIBILITIES:
Develop and implement high-performance, low-power, and area-efficient digital designs for ASICs and SoCs using industry-standard EDA tools.
Work closely with design teams to understand the requirements and constraints of the design, and provide feedback on design feasibility, timing, and power.
Write and implement block level and top level constraints for synthesis, perform timing closure, and gate level simulation.Develop and implement synthesis flows and methodologies, and drive improvements in the design process.
Debug and resolve design issues related to synthesis, timing, power, and area.
Design and support DFT flows, including scan insertion and ATPG.
Optimize designs for power, performance, and area, and meet design goals within the given schedule. Implement memory BIST and repair, and support post-silicon validation.
Implement pipelining at different levels for performance optimization and timing closure.
Perform power analysis and optimize designs for low power.
QUALIFICATIONS:
Bachelor's/Master's degree in
Electrical/Electronic
Engineering or Computer Science. At least 10 years of experience in ASIC/VLSI design, with a focus on synthesis, design, and DFT.
Strong understanding of digital design principles, and experience with RTL coding in
Verilog/SystemVerilog.
In-depth knowledge of synthesis methodologies and tools from leading EDA vendors ( Genus, Tempus, DC, PrimeTime, etc).
Experience with writing design constraints for synthesis, timing closure, gate level simulation, and pipelining at different levels for performance optimization and timing closure.
Experience with DFT flows, including scan insertion and ATPG.Familiarity with physical design and backend flow.
Experience with power analysis and optimization flows such as power gating, clock gating, voltage scaling, and dynamic voltage frequency scaling.
Experience with memory BIST and repair, and post-silicon validation.Experience with deep technology nodes and very large designs.
Experience with scripting languages such as Perl, Python, or Tcl.
Excellent problem-solving skills and ability to work independently and in a team environment.
Strong communication and interpersonal skills, with the ability to interact effectively with cross-functional teams.
Proven track record of delivering successful designs on time and meeting performance, power, and area goals.
For California location:
As an early startup experiencing explosive growth, we offer an extremely attractive total compensation package, inclusive of competitive base salary and a generous grant of our valuable early-stage equity.
The target base salary for this role is approximately $175, $195, The base salary offered may be slightly higher or lower than the target base salary, based on the final scope as determined by the depth of the experience and skills demonstrated by candidate in the interviews.
We offer great benefits (health, vision, dental and life insurance), collaborative and continuous learning work environment, where you will get a chance to work with smart and dedicated people engaged in developing the next generation architecture for high performance computing.
Celestial AI Inc. is proud to be an equal opportunity workplace and is an affirmative action employer.#LI-Onsite
#J-18808-Ljbffr
