Processor ASIC RTL Design Engineer

22 hours ago


San Diego, California, United States Qualcomm Full time

CompanyQualcomm Technologies, Inc.Job AreaEngineering Group, Engineering Group > DSP Architecture and DesignGeneral SummaryA variety of high performance, low power Hexagon/NPU cores are at the heart of Qualcomm's multi-tier mobile SOC, Server IoT, Automotive roadmap. The Hexagon architecture is designed to deliver performance with low power and area over a variety of applications like Audio, Modem, AI, IoT and Automotive.This position involves in-depth understanding of the ASIC design flow from RTL to GDS2 and the challenges posed by advanced technologies. The successful candidate will possess detailed understanding of RTL design, synthesis, static timing analysis, PLDRC, clock domain crossing, and low power techniques. Knowledge and experience of microprocessor design and integration is a definite advantage.The Job Responsibilities IncludeWork with system architecture team to define micro-architecture documentation for various blocks in Hexagon/NPU and sub-systemDevelop RTL for multiple logic blocks of Hexagon/NPU and sub-system for SoC integrationRun various frontend tools to check for linting, clock domain crossing, power intent etcWork with physical design team on design constraints and timing closureWork on area and power optimizationWork with verification team to collaborate on test plan, test debug, coverage plan and coverage closureSupport internal hardware integrationProvide ideas and further the innovation of ASICs, IP cores, and process flowsPreferred Qualifications2+ years of practical experience with details of RTL development including:functional and structural RTL design in system Verilog, design partitioning, simulation and regression, collaboration with design verification team. Familiar with latest design tools (such as linting, CDC, LEC, CLP etc)Experience With The Following Disciplines Is Highly DesirableProcessor integrationBus interfaceComputer architectureKeywordsRTL, processor, Verilog, System Verilog, logic design, digital design, processor integration, bus interface, cache.Minimum QualificationsBachelor's degree in Electrical Engineering, Computer Science, Computer Engineering, or related field and 2+ years of Software Engineering, Electrical Engineering, Systems Engineering, or related work experience.ORMaster's degree in Electrical Engineering, Computer Science, Computer Engineering, or related field and 1+ year of Software Engineering, Electrical Engineering, Systems Engineering, or related work experience.ORPhD in Electrical Engineering, Computer Science, Computer Engineering, or related field.2+ years of experience with high-performance microprocessor design.Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability- or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.Pay Range And Other Compensation & Benefits$127, $190,800.00The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link.If you would like more information about this role, please contact Qualcomm Careers.


  • RTL Design Engineer

    4 days ago


    San Jose, California, United States Etched Full time

    About EtchedEtched is building the world's first AI inference system purpose-built for transformers - delivering over 10x higher performance and dramatically lower cost and latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep & parallel chain-of-thought...


  • San Jose, California, United States CyberCoders Full time

    Job Title:Principal ASIC Design Engineer - RTL, PCIe, CXLJob Location:San Jose, CACompensation:$180K - $240K base Depending on experience plus stock optionsRequirements:RTL Design, ASIC Design, Microarchitecture, PCIe, CXLWe were founded in 2020 by a team of veterans in Silicon Valley, and our mission is to accelerate AI computing in data centers and HPC by...

  • ASIC Intern

    7 days ago


    San Jose, California, United States Etched Full time

    ASIC InternLocation: San Jose, CA Team: Hardware Engineering (ASIC)About EtchedEtched is building the world's first AI inference system purpose-built for transformers - delivering over 10x higher performance and dramatically lower cost and latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video...

  • ASIC Intern

    1 day ago


    San Jose, California, United States Etched Full time

    ASIC InternLocation: San Jose, CATeam: Hardware Engineering (ASIC)About EtchedEtched is building the world's first AI inference system purpose-built for transformers - delivering over 10x higher performance and dramatically lower cost and latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video...


  • San Diego, California, United States Qualcomm Full time

    CompanyQualcomm Technologies, Inc.Job AreaEngineering Group, Engineering Group > ASICS EngineeringGeneral SummaryJoin QCOM Technologies Inc vibrant Global CAD team pushing the limits of RTL and Synthesis solutions for the Snapdragon chips powering billions of mobile devices. The position requires SystemVerilog knowledge, Synthesis or/and Place and Route...


  • San Diego, California, United States Qualcomm Full time

    Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:The DTECH team is part of the Global SOC organization and is responsible for STA methodology and signoff, foundry technology enablement and analysis, design automation and internal and external EDA tools, design analysis and optimization tools...


  • San Diego, California, United States Qualcomm Full time

    CompanyQualcomm Technologies, Inc.Job AreaEngineering Group, Engineering Group > ASICS EngineeringGeneral SummaryThe DTECH team is part of the Global SOC organization and is responsible for STA methodology and signoff, foundry technology enablement and analysis, design automation and internal and external EDA tools, design analysis and optimization tools and...


  • San Jose, California, United States Gyga Force Full time

    Physical Design Engineer -Location: San Jose OR Irvine, CAOur client develops specialized semiconductor solutions for the edge, building processors capable of running AI workloads alongside bandwidth-intensive sensors and wireless platforms. Their systems are designed to interpret and analyze RF data in ways that were not previously possible.They are seeking...


  • San Jose, California, United States Cisco Full time

    The application window is expected to close on: 01/30/2026.Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.Meet the TeamJoin the Cisco Silicon One team in developing a unified silicon architecture for web-scale and service provider networks. Cisco's silicon team provides an outstanding,...

  • Design Engineer Intern

    24 hours ago


    San Jose, California, United States Cadence Design Systems Full time

    At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.Design Engineering InternThe Cadence Tensilica CPU Processor Team is seeing rapid adoption of our industry leading processor cores and DSP's. Our configurable and extensible processor cores are poised to meet the demands of intelligent IoT Devices at...