ASIC Power Engineer
6 days ago
Role Number: 200624559-3543
Summary
We are seeking an ASIC Power Engineer to drive SoC power simulation, analysis and optimization for next-generation wireless SOC products. This role requires deep technical expertise in power estimation and a passion for developing highly power-efficient SoCs that enable breakthrough wireless experience.
Description
In this highly visible role, you will be responsible for SoC power estimation, use case power analysis, and driving future SoC power optimization strategies. You will work with a team of talented engineers to integrate innovative power solutions and deliver industry-leading power efficiency.
The position focuses on SoC power estimation and optimization for power-critical wireless products.
- Work with architects to define power-critical use cases and scenarios.
- Establish power targets and collaborate with cross-functional teams to achieve optimization goals.
- Define comprehensive test cases within design verification environments.
- Generate accurate pre-silicon power estimations for design decision-making.
- Analyze power consumption patterns and identify optimization opportunities.
- Develop SoC power models for new architecture designs, enabling performance/power trade-off analysis.
- Understand software and system-level interactions that impact overall power consumption.
- Partner with lab and silicon characterization teams to correlate models with measured silicon data.
Minimum Qualifications
-
BS in Electrical Engineering, Computer Engineering, or related technical field and 10+ years of relevant industry experience.
-
Hands-on experience with PtPx and PPRTL power analysis tools.
-
Experience in SoC power simulation, modeling, and analysis flow development.
-
Experience in ASIC power estimation, analysis and optimization methodologies.
-
Experience in power model development for IPs.
-
Hands-on experience in correlating pre-silicon power models with measured silicon data and driving model accuracy improvements through systematic debugging.
-
Proficiency in scripting languages including Python, Perl, or TCL.
Preferred Qualifications
-
Understanding of electrical properties of on-die PDN, power gating, package and system power delivery.
-
Hands-on experience with SoC power domains and power management unit (PMU) interactions in complex multi-core chipsets.
-
Knowledge of power impact at architecture, logic design, and circuit levels.
-
Experience in power model development for complex SoCs.
-
Familiarity with SoC design flow and methodology.
-
Strong communication skills to collaborate effectively across multiple engineering disciplines.
-
Knowledge of WiFi or Bluetooth standards and protocols.
Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088_EEOC_KnowYourRights6.12ScreenRdr.pdf) .
-
Senior ASIC Engineer
5 days ago
San Jose, CA, United States Top Engineer Full timeTOP ENGINEER JOB POST!!! Confidential Search for International Employer Industry: Electronics / Semiconductors Degree: BSEE Required (MSEE Preferred) Experience: 10+ years with Full ASIC/SoC Lifecycle CUTTING-EDGE CUSTOM ASICs & SOCs FOR EMERGING TECHNOLOGIES Role: Senior ASIC Engineer - ARM-Based Systems Join a cutting-edge developer of custom ASICs...
-
Senior ASIC Engineer
1 hour ago
San Jose, CA, United States Top Engineer Full timeTOP ENGINEER JOB POST!!! Confidential Search for International Employer Industry: Electronics / Semiconductors Degree: BSEE Required (MSEE Preferred) Experience: 10+ years with Full ASIC/SoC Lifecycle CUTTING-EDGE CUSTOM ASICs & SOCs FOR EMERGING TECHNOLOGIES Role: Senior ASIC Engineer - ARM-Based Systems Join a cutting-edge developer of custom ASICs and...
-
ASIC Power Engineer
2 days ago
San Francisco, CA, United States Apple Full timeRole Number: 200628186-3401 Summary Would you like to join Apple’s growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient / low-power design and new technologies that transform the user experience at the product level, all...
-
ASIC Power Engineer
7 days ago
San Francisco, CA, United States Apple Full timeRole Number: 200628186-3401 Summary Would you like to join Apple’s growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient / low-power design and new technologies that transform the user experience at the product level, all...
-
ASIC Power Engineer
2 weeks ago
San Francisco, CA, United States Apple Full timeRole Number: 200628186-3401 Summary Would you like to join Apple’s growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient / low-power design and new technologies that transform the user experience at the product level, all...
-
ASIC Power Engineer
5 days ago
San Francisco, CA, United States Apple Full timeRole Number: 200628186-3401 Summary Would you like to join Apple’s growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient / low-power design and new technologies that transform the user experience at the product level, all...
-
ASIC Methodology Engineer
4 days ago
San Diego, CA, United States Qualcomm Full timeCompany: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: The DTECH team is part of the Global SOC organization and is responsible for STA methodology and signoff, foundry technology enablement and analysis, design automation and internal and external EDA tools, design analysis and optimization...
-
ASIC Methodology Engineer
1 week ago
San Diego, CA, United States Qualcomm Full timeCompany: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: The DTECH team is part of the Global SOC organization and is responsible for STA methodology and signoff, foundry technology enablement and analysis, design automation and internal and external EDA tools, design analysis and optimization...
-
ASIC Methodology Engineer
1 week ago
San Diego, CA, United States Qualcomm Full timeCompany: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: The DTECH team is part of the Global SOC organization and is responsible for STA methodology and signoff, foundry technology enablement and analysis, design automation and internal and external EDA tools, design analysis and optimization...
-
San Francisco, CA, United States Apple Full timeRole Number: 200628043-3401 Summary Imagine what you could do here. At Apple, new ideas have a way of becoming phenomenal products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. The success we are striving will be the result of very skilled people working in an...
