Sr. Staff, Design Verification

2 weeks ago

Austin, TX, United States Tenstorrent Full time

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.

We're building verification infrastructure from scratch for high-performance RISC-V CPU clusters and SoCs. This role owns the system-level DV strategy, verifying how multiple IPs interact across caches, NoCs, coherence protocols, and memory hierarchies. You'll define verification plans, architect UVM environments, and drive coverage closure for features that span the entire cluster. If you think in terms of systems, not just blocks, and want to shape methodology on a ground-up CPU program-this is it.

This is a hybrid role in Austin, TX or Santa Clara, CA.

We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.

Who You Are

  • You thrive building robust verification environments using SystemVerilog, UVM, and C++ and can define and drive verification plans independently.
  • System-level mindset, with experience integrating multiple IPs into clusters or SoCs and verifying their interactions.
  • You have a strong grasp of stimulus planning, debug techniques, and coverage closure for complex hardware subsystems like caches, NoCs, and memory hierarchies.
  • Comfortable working on features that span multiple IPs-such as coherence and security-and ensuring their correct behavior at the cluster or SoC level.
What We Need
  • Bachelor's or Master's degree in Electrical Engineering, Computer Science, or related field.
  • Strong experience with SystemVerilog and UVM-based verification.
  • Proven ability to drive subsystem or SoC-level DV projects with integration and system feature validation responsibilities.
  • Familiarity with AXI/CHI protocols, system IP flows (debug/trace, power management), and integration flows for multi-IP verification environments.
What You Will Learn
  • Techniques to scale DV infrastructure for verifying high-performance RISC-V clusters and SoCs.
  • How to verify multi-agent interactions across CPUs, system IPs, and NoC or fabric components.
  • Best practices for cross-IP feature convergence, integration-level planning, and reuse across cluster/SoC programs.
  • How to collaborate with global teams across RTL, DV, software, and validation for cohesive system-level bring-up.


Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.

Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.

This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology. Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2). These requirements apply to persons located in the U.S. and all countries outside the U.S. As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency. If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.

  • Senior Staff Design Verification Engineer

    5 days ago

    Austin, TX, United States Aleron Full time

    Description We are looking for an experienced Senior Staff Design Verification Engineer to join our dynamic team in Austin, TX. The ideal candidate will have experience in semiconductor design verification and a proven track record of success in developing and executing verification plans for complex SoC designs. What's in it for the candidate You will...

  • Senior Staff Design Verification Engineer

    1 week ago

    Austin, TX, United States Aleron Full time

    Description We are looking for an experienced Senior Staff Design Verification Engineer to join our dynamic team in Austin, TX. The ideal candidate will have experience in semiconductor design verification and a proven track record of success in developing and executing verification plans for complex SoC designs. What's in it for the candidate You will...

  • Senior Staff Design Verification Engineer

    1 week ago

    Austin, TX, United States Aleron Full time

    Description We are looking for an experienced Senior Staff Design Verification Engineer to join our dynamic team in Austin, TX. The ideal candidate will have experience in semiconductor design verification and a proven track record of success in developing and executing verification plans for complex SoC designs. What's in it for the candidate You will...

  • Senior Staff Design Verification Engineer

    1 week ago

    Austin, TX, United States Aleron Full time

    Description We are looking for an experienced Senior Staff Design Verification Engineer to join our dynamic team in Austin, TX. The ideal candidate will have experience in semiconductor design verification and a proven track record of success in developing and executing verification plans for complex SoC designs. What's in it for the candidate You will...

  • Design Verification Lead

    1 week ago

    Austin, TX, United States Apple Full time

    Role Number: 200627142-0157 Summary At Apple, we push the boundaries of innovation to create extraordinary experiences for millions of users worldwide. We are seeking a Senior Engineering Leader – in the area of Silicon Design Verification to lead one or more high-caliber verification teams in developing cutting-edge silicon IPs. In this role, you will...

  • Design Verification Engineer

    4 days ago

    Austin, TX, United States META Full time

    Summary: Reality Labs focuses on delivering Meta's vision through AI-first devices that leverage our wearable technologies. The compute performance and power efficiency requirements require custom silicon. We are driving the state-of-the-art forward with highly integrated SoCs that leverage breakthrough work in computer vision, machine learning, mixed...

  • Design Verification Engineer

    3 hours ago

    Austin, TX, United States META Full time

    Summary: Reality Labs focuses on delivering Meta's vision through AI-first devices that leverage our wearable technologies. The compute performance and power efficiency requirements require custom silicon. We are driving the state-of-the-art forward with highly integrated SoCs that leverage breakthrough work in computer vision, machine learning, mixed...

  • Design Verification Engineer

    1 hour ago

    Austin, TX, United States Amazon Full time

    Project Kuiper is an initiative to launch a constellation of Low Earth Orbit satellites that will provide low-latency, high-speed broadband connectivity to unserved and underserved communities around the world. The Role: Be part of Project Kuiper's sub-team responsible for defining and implementing the digital chip SOCs for communications via Low Earth Orbit...

  • ASIC Engineer, Design Verification

    5 days ago

    Austin, TX, United States META Full time

    Summary: Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a agile team working with the best in the industry, focused on...

  • ASIC Engineer, Design Verification

    2 weeks ago

    Austin, TX, United States META Full time

    Summary: Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a agile team working with the best in the industry, focused on...