ASIC Engineer, Design Verification

2 weeks ago


Austin, TX, United States META Full time

Summary:

Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a agile team working with the best in the industry, focused on developing ASIC solutions for Meta's data center applications. You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based test bench development to verification closure. Along with traditional simulation, you will use other approaches like Formal and Emulation to achieve a bug-free design. The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success.

Required Skills:

ASIC Engineer, Design Verification Responsibilities:

  1. Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification

  2. Develop functional tests based on verification test plan

  3. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage

  4. Debug, root-cause and resolve functional failures in the design, partnering with the Design team

  5. Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality

  6. Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry

Minimum Qualifications:

Minimum Qualifications:

  1. Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience

  2. 6+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification

  3. 6+ years of experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies

  4. Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments

Preferred Qualifications:

Preferred Qualifications:

  1. Experience with revision control systems like Mercurial(Hg), Git or SVN

  2. Experience with verification of ARM/RISC-V based sub-systems or SoCs

  3. Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation

  4. Experience in development of UVM based verification environments from scratch

  5. Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle

  6. Experience with IP or integration verification of high-speed interfaces like PCIe, RoCE, DDR, HBM, Ethernet

  7. Experience with micro-architectural performance verification

  8. Experience verifying GPU/CPU designs

  9. Experience with Design verification of Data-center applications like Video, AI/ML and Networking designs

  10. Experience working across and building relationships with cross-functional design, model and emulation teams

  11. Track record of 'first-pass success' in ASIC development cycles

Public Compensation:

$142,000/year to $203,000/year + bonus + equity + benefits

Industry: Internet

Equal Opportunity:

Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@fb.com.



  • Austin, TX, United States META Full time

    Summary: Meta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, video transcoding and network acceleration. Required Skills: ASIC Engineer, Design Responsibilities: Architecture exploration Micro-architecture development Soft and hard IP identification, selection and...

  • ASIC Engineer, Design

    2 weeks ago


    Austin, TX, United States META Full time

    Summary: Meta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, video transcoding and network acceleration. Required Skills: ASIC Engineer, Design Responsibilities: Architecture exploration Micro-architecture development Soft and hard IP identification, selection and...


  • Austin, TX, United States META Full time

    Summary: Meta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, video transcoding and network acceleration. Required Skills: ASIC Engineer, Design Responsibilities: Architecture exploration Micro-architecture development Soft and hard IP identification, selection and...


  • Austin, TX, United States META Full time

    Summary: Meta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, video transcoding and network acceleration. Required Skills: ASIC Engineer, Design Responsibilities: Architecture exploration Micro-architecture development Soft and hard IP identification, selection and...

  • Design Verification

    5 days ago


    Austin, TX, United States Hudson River Trading Full time

    The Hardware team at Hudson River Trading (HRT) creates high performance compute engines using FPGA and ASIC technology to drive low latency trading decisions on global markets. We build custom solutions across the spectrum of speed and smarts: from bespoke circuits to world-class machine learning accelerators. These high performance designs require even...


  • Austin, TX, United States META Full time

    Summary: Reality Labs focuses on delivering Meta's vision through AI-first devices that leverage our wearable technologies. The compute performance and power efficiency requirements require custom silicon. We are driving the state-of-the-art forward with highly integrated SoCs that leverage breakthrough work in computer vision, machine learning, mixed...


  • Austin, TX, United States META Full time

    Summary: Reality Labs focuses on delivering Meta's vision through AI-first devices that leverage our wearable technologies. The compute performance and power efficiency requirements require custom silicon. We are driving the state-of-the-art forward with highly integrated SoCs that leverage breakthrough work in computer vision, machine learning, mixed...


  • Austin, TX, United States Correct Designs Full time

    Design Verification Engineer Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you. Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and...


  • Austin, TX, United States Amazon Full time

    Project Kuiper is an initiative to launch a constellation of Low Earth Orbit satellites that will provide low-latency, high-speed broadband connectivity to unserved and underserved communities around the world. The Role: Be part of Project Kuiper's sub-team responsible for defining and implementing the digital chip SOCs for communications via Low Earth Orbit...


  • Austin, TX, United States Apple Full time

    Role Number: 200627142-0157 Summary At Apple, we push the boundaries of innovation to create extraordinary experiences for millions of users worldwide. We are seeking a Senior Engineering Leader – in the area of Silicon Design Verification to lead one or more high-caliber verification teams in developing cutting-edge silicon IPs. In this role, you will...