Senior Principal DFT Architect

1 week ago

San Jose, United States arm limited Full time

The Role Job Overview: Arm’s Solutions group DFT team implements DFT for SOC for client, datacenter, automotive, and IOT line of business using the latest DFT and process technologies. We closely collaborate with Arm’s partners and internal RTL, Verification, Physical Implementation, and Test engineering teams throughout the life cycle of a project, from an early investigation stage all the way through tape-out and silicon test/characterization on ATE Responsibilities: Architect DFT solutions for SOC catering to multiple line of business Coordinates DFT requirements across SOC, IP and product teams. Implement, and validate innovative DFT techniques on SOCs and sub-systems. Insert DFT logic into SoC as well as sub-system level and validate all DFT features using industry standard simulation tools. Work closely with multi-functional teams to support DFT RTL level insertion, synthesis and scan insertion, place-and-route, and static-timing-analysis and timing closure. Participate in ATE targeted test patterns, validation and silicon- debug Work closely Test and product engineering teams on silicon characterization and validation. Required Skills and Experience : This role is for a Senior Principal DFT Architect with 16+ years of proven experience in Design for Test 10+ years of experience handing DFT architecture for complex SOCs in leading technology nodes. Core DFT skills considered crucial for this position should include some of the following: Siemens DFT tools, Streaming Scan Network (SSN), Scan compression and insertion, Memory BIST and repair scheme implementation, Logic BIST, JTAG/IJTAG, at-speed test, ATPG, fault simulation, DFT mode timing constraints, back-annotated gate level verification, silicon debug, memory and scan diagnostics. Experience with and 3D test Experience coding Verilog RTL, TCL and/or Perl. “Nice To Have” Skills and Experience : Familiarity with SoC style architectures including multi-clock domain and low power design practices. Previous experience managing a team of DFT Engineers Familiarity with Arm IP like the following: Cortex CPUs, Mali GPUs, AMBA protocols, CoreLink interconnects, CoreSight debug Background in design, implementation and timing convergence is a plus Experience in leading datacenter SOCs is a plus. Experience with Cadence, and/or Synopsys DFT and simulation tools Salary Range: From:$283,305 To: $383,295 In Return: At Arm, we are proud to have a set of behaviors that reflect our culture and guide our decisions, defining how we work together to defy ordinary and shape outstanding These behaviors are assessed as part of the recruitment process: Partner and customer focus Teamwork and communication Creativity and innovation Team and personal development Impact and influence Deliver on your promises #

  • Principal DFT Engineer

    7 days ago

    San Jose, United States arm limited Full time

    The Role Job Overview: Arm’s CE-Systems DFT team implements DFT for test chips and hard macros to prove out Arm soft IP power, performance, area, and functionality within the context of an SoC using the latest DFT and process technologies. The DFT team works closely with RTL, Verification, Physical Implementation, and Test engineering teams throughout the...

  • DFT Architect

    2 weeks ago

    San Jose, United States Advanced Micro Devices, Inc. Full time

    WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create...

  • Principal DFT Engineer

    3 weeks ago

    San Jose, United States ARM Full time

    Arm’s Solutions group DFT team implements DFT for SOC for client, datacenter, automotive, and IOT line of business using the latest DFT and process technologies. We closely collaborate with Arm’s partners and internal RTL, Verification, Physical Implementation, and Test engineering teams throughout the life cycle of a project, from an early investigation...

  • Senior Technical Staff Engineer

    3 weeks ago

    San Jose, United States Microchip Technology Inc. Full time

    Senior Technical Staff Engineer - Architect (DFT Lead) Microchip Technology Inc. is seeking a Senior Technical Staff Engineer - Architect (DFT Lead) based in San Jose, CA. The DFT lead works with teams across the FPGA business unit to implement testability features into the combined FPGA and ASIC SOC, from initial investigation and feasibility to tape-out,...

  • DFT Architect

    2 weeks ago

    San Francisco, United States Acceler8 Talent Full time

    Base pay range$275,000.00/yr - $300,000.00/yrIn this role, you will work with Acceler8 Talent on a breakthrough computing initiative focused on real-time computing over encrypted datasets, enabling secure, high-performance processing in edge and cloud environments. Their proprietary architecture is designed for compute-heavy applications like Fully...

  • Senior DFT Design Engineer

    2 weeks ago

    San Jose, United States Intel Full time

    OverviewWe are seeking a senior skilled DFT Design Engineer to develop and implement comprehensive Design for Test solutions across our semiconductor products. This role involves RTL design, verification, and manufacturing support for various DFx methodologies including SCAN, MBIST, and BSCAN implementations. We are seeking a highly skilled DFT Design...

  • Lead Senior Verification for DFT

    7 days ago

    San Jose, California, United States Tara Technical Solutions (TTS) Full time $120,000 - $180,000 per year

    2 New Lead Verification for DFT Opportunities.Full-Time- Direct Hire with our Fortune 500 Client- San Jose.*** Sr.Staff or Principal or Lead Levels are availableVerification Lead for DFT Engineer position at our San Jose.Assist with HBM, DDR and SerDes designs through comprehensive Design for Test (DFT) verification strategies.Work with cross-functional...

  • Senior DFT Design Engineer

    3 weeks ago

    San Jose, CA, United States Intel Full time

    Overview We are seeking a senior skilled DFT Design Engineer to develop and implement comprehensive Design for Test solutions across our semiconductor products. This role involves RTL design, verification, and manufacturing support for various DFx methodologies including SCAN, MBIST, and BSCAN implementations. We are seeking a highly skilled DFT Design...

  • DFT Architect: AI-Ready SoC Test

    2 weeks ago

    San Jose, United States Advanced Micro Devices, Inc. Full time

    A leading technology company is seeking a DFT Architect in San Jose, California, to drive the DFT architecture for future products. The ideal candidate will have strong DFT engineering experience and leadership skills. You will collaborate with multiple teams to ensure successful implementations, driving enhancements in test environments and quality. The...

  • Sr Principal DFT Application Engineer

    3 weeks ago

    San Jose, United States Cadence Design Systems Full time

    At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and experience in scan chain insertion, compression scan technologies, memory built-in self-test (MBIST) and automatic test pattern...