Current jobs related to Senior ASIC Physical Design PPA Engineer - Beaverton, Oregon - Apple

  • Senior ASIC Physical Design PPA Engineer

    3 weeks ago

    Beaverton, Oregon, United States Apple Full time

    Design the Future of TechnologyAt Apple, we're pushing the boundaries of what's possible with technology. As a Senior ASIC Physical Design PPA Engineer, you'll play a critical role in designing the tools that enable us to bring customers experiences they've never before envisioned.About the RoleWe're seeking a highly motivated and experienced Physical Design...

  • Senior ASIC Physical Design Engineer

    4 weeks ago

    Beaverton, Oregon, United States Apple Full time

    Senior ASIC Physical Design PPA EngineerWe are seeking a highly motivated and experienced Senior ASIC Physical Design PPA Engineer to join our dynamic and growing team at Apple. As a key member of our Digital Design Engineering group, you will play a strategic role in designing state-of-the-art ASICs and driving innovation in the field of physical design.Key...

  • Senior ASIC Physical Design Engineer

    4 weeks ago

    Beaverton, Oregon, United States Apple Full time

    Job Title: Senior ASIC Physical Design PPA EngineerAt Apple, we're looking for a highly motivated and experienced Senior ASIC Physical Design PPA Engineer to join our dynamic and growing team. As a key member of our Digital Design Engineering group, you'll play a strategic role in designing state-of-the-art ASICs and driving innovation in the field of...

  • Senior Physical Design Engineer

    3 weeks ago

    Beaverton, Oregon, United States Apple Full time

    Senior Physical Design EngineerAt Apple, we're pushing the boundaries of innovation and technology. As a Senior Physical Design Engineer, you'll play a critical role in implementing complete chip design from netlist to tapeout.Key Responsibilities:Collaborate with the FE team to understand chip architecture and drive physical aspects early in the design...

  • Senior Physical Design Engineer

    3 weeks ago

    Beaverton, Oregon, United States Apple Full time

    Job SummaryAs a Senior Physical Design Engineer at Apple, you will be responsible for implementing complete chip design from netlist to tapeout. This is a highly visible role that requires a strong understanding of chip architecture and physical design methodologies.Key ResponsibilitiesWork with the FE team to understand chip architecture and drive physical...

  • Senior Physical Design Engineer

    4 weeks ago

    Beaverton, Oregon, United States Apple Full time

    Job SummaryWe are seeking a highly skilled Physical Design Engineer to join our team at Apple. As a key member of our design team, you will be responsible for implementing complete chip design from netlist to tapeout.Key Responsibilities* Collaborate with the Front-End team to understand chip architecture and drive physical aspects early in the design...

  • Physical Design Methodology CAD Engineer

    4 weeks ago

    Beaverton, Oregon, United States Apple Full time

    Job Title: Physical Design Methodology CAD EngineerAt Apple, we're looking for a skilled CAD Engineer to join our Silicon Technologies group. As a Physical Design Methodology CAD Engineer, you'll play a crucial role in designing and manufacturing our next-generation, high-performance, power-efficient processor, system-on-chip (SoC).Key...

  • Physical Design Methodology CAD Engineer

    4 weeks ago

    Beaverton, Oregon, United States Apple Full time

    Physical Design Methodology CAD EngineerBeaverton, Oregon, United StatesAbout the RoleWe are seeking a highly skilled Physical Design Methodology CAD Engineer to join our Silicon Technologies group. As part of this team, you will help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). Your expertise...

  • Physical Design Methodology CAD Engineer

    4 weeks ago

    Beaverton, Oregon, United States Apple Full time

    Role SummaryAs a Physical Design Methodology CAD Engineer at Apple, you will play a crucial role in designing and manufacturing our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). Your expertise will ensure that Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by...

  • Physical Synthesis CAD Engineer

    4 weeks ago

    Beaverton, Oregon, United States Apple Full time

    Job Title: Physical Synthesis CAD EngineerAt Apple, we're committed to innovation and excellence in every aspect of our business. As a Physical Synthesis CAD Engineer, you'll play a critical role in designing and manufacturing our next-generation, high-performance, power-efficient processor, system-on-chip (SoC).Key Responsibilities:Develop and improve...

  • Senior Physical Design Engineer

    4 weeks ago

    Beaverton, Oregon, United States Apple Full time

    Be a key contributor to the development of Apple's next-generation chip designs. As a Senior Physical Design Engineer, you will be responsible for implementing complete chip design from netlist to tapeout. Work closely with the FE team to understand chip architecture and drive physical aspects early in the design cycle. Develop and implement methodologies...

  • Physical Synthesis CAD Engineer

    3 weeks ago

    Beaverton, Oregon, United States Apple Full time

    Design and Manufacture Next-Generation ProcessorsAs a Physical Synthesis CAD Engineer at Apple, you will play a crucial role in designing and manufacturing our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You will work closely with cross-functional teams to ensure that Apple products and services can seamlessly and...

  • Physical Synthesis CAD Engineer

    4 weeks ago

    Beaverton, Oregon, United States Apple Full time

    Design and Manufacture Next-Generation ProcessorsAs a Physical Synthesis CAD Engineer at Apple, you will play a crucial role in designing and manufacturing our next-generation, high-performance, power-efficient processors. You will work closely with cross-functional teams to craft and build the technology that fuels Apple's devices.Key...

  • Senior Physical Design Engineer

    4 weeks ago

    Beaverton, Oregon, United States Apple Full time

    Be a key contributor to Apple's innovative hardware products as a Senior Physical Design Engineer. In this highly visible role, you will be responsible for implementing complete chip design from netlist to tapeout.Key ResponsibilitiesWork with the FE team to understand chip architecture and drive physical aspects early in the design cycle.Collaborate with...

  • Senior Physical Design Engineer

    4 weeks ago

    Beaverton, Oregon, United States Apple Full time

    Role SummaryAt Apple, we're committed to innovation and excellence. We're seeking a highly skilled Physical Design Engineer to join our team and contribute to the development of our next-generation SoC designs. About the RoleAs a Physical Design Engineer, you will be responsible for the physical implementation of design partitions from netlist to tapeout for...

  • Senior Physical Design Engineer

    4 weeks ago

    Beaverton, Oregon, United States Apple Full time

    SummaryAt Apple, we're committed to innovation and excellence. We're seeking a highly skilled Physical Design Engineer to join our team and contribute to the development of our next-generation SoC designs. About the RoleAs a Physical Design Engineer, you will be responsible for the physical implementation of design partitions from netlist to tapeout for...

  • Senior Physical Design Engineer

    4 weeks ago

    Beaverton, Oregon, United States Apple Full time

    Job SummaryWe are seeking a highly skilled Physical Design Engineer to join our team at Apple. As a key member of our design team, you will be responsible for the physical implementation of design partitions for a highly complex System-on-Chip (SOC) utilizing innovative process technology.Key ResponsibilitiesWork closely with the logic design team to...

  • Senior Physical Design Engineer

    4 weeks ago

    Beaverton, Oregon, United States Apple Full time

    SummaryAt Apple, we're committed to innovation and excellence. We're seeking a highly skilled Physical Design Engineer to join our team. As a key member of our design team, you will be responsible for the physical implementation of design partitions for complex SoCs using state-of-the-art process technology.Key Responsibilities* Collaborate with design teams...

  • Physical Synthesis CAD Engineer

    1 month ago

    Beaverton, Oregon, United States Apple Full time

    Role OverviewAs a member of our Silicon Technologies group, you will play a crucial role in designing and manufacturing our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). Your expertise will ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions.Key...

  • Senior Physical Design Engineer, PnR

    4 weeks ago

    Beaverton, Oregon, United States Apple Full time

    SoC Physical Design Engineer, PnRAt Apple, we're pushing the boundaries of innovation and technology. As a SoC Physical Design Engineer, PnR, you'll play a critical role in the development of our next-generation hardware products.Key ResponsibilitiesImplement complex SoC designs from netlist to tapeout, meeting schedule and design goals.Collaborate with the...

Senior ASIC Physical Design PPA Engineer

2 months ago

Beaverton, Oregon, United States Apple Full time
About the Role

We are seeking a highly motivated Senior ASIC Physical Design PPA Engineer to join our dynamic and growing team. As part of our Digital Design Engineering group, you will play a strategic role in designing state-of-the-art ASICs and driving innovation in our SOC design effort.

Key Responsibilities
  • Generate automation and infrastructure to scale and improve the efficiency and reliability of the PPA regression and problems.
  • Collaborate with CAD and design teams to drive improvements and updates in our production design flows.
  • Work with cross-functional teams to deliver on PPA goals.
Requirements
  • BS and a minimum of 3 years of relevant industry experience.
  • Strong understanding of the RTL2GDSII flow and concepts related to synthesis, place & route, CTS, timing convergence, layout closure.
  • Hands-on experience in PPA analysis for different Physical designs and evaluating new Stdcell libraries in leading tech nodes.
  • Familiarity with development of block/partitions for silicon validation of foundation IPs.
  • Good understanding of Place-and-Route design as well as associated tools/flow, ability to analyze physical databases and drive new ideas.
  • Experience with industry standard synthesis, physical design and STA tools.
  • Familiarity with ASIC integration flows, including power distribution, global signal planning, I/O planning and hard IP integration.
  • Familiarity with tapeout of partitions and Verification Flows like LEQ, IR/EM, Timing and DFM closure.
  • Hands-on experience with ECO implementation, both functional and timing closure.
  • Familiarity with DFT insertion, and multi-mode timing constraints.
  • Strong scripting skills using Perl/Tcl.
  • Strong written/verbal communication skills.
About Apple

Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.