Senior ASIC Design Engineer

1 day ago

Irvine, California, United States SpaceX Full time
Job Title: Senior ASIC Design Engineer - DDR IP

At SpaceX, we're pushing the boundaries of innovation and technology to make humanity a multi-planetary species. As a Senior ASIC Design Engineer - DDR IP, you'll play a critical role in designing and developing high-performance memory interfaces for our cutting-edge systems.

Responsibilities:
  • Own the high-quality release of the Memory Controller IP for SpaceX SoC designs, including triaging release/integration issues into IP defects and addressing issues.
  • Responsible for Memory Controller/PHY IP core development and integration.
  • Responsible for RTL design, synthesis, timing constraints, power estimation, and timing analysis using industry-leading CAD tools in the latest generation process technologies.
  • Collaborate with chip architects, software engineers, and other subsystem owners to develop high-performance Memory controller/PHY solutions.
  • Write detailed design specifications and test plans in close collaboration with architecture, package, and verification engineers.
  • Support silicon bring-up, performance, and power characterization for memory subsystems.
  • Drive functional verification, including test plan reviews, and functional and code coverage as well as timing closure for your designs.
Requirements:
  • BS in Electrical Engineering, Computer Engineering, or Computer Science.
  • 8+ years of experience working with ASICs and the VLSI design flow.
  • Experience in RTL development and verification using Verilog and/or SystemVerilog.
Preferred Skills and Experience:
  • MS or PhD in Electrical Engineering, Computer Engineering, or Computer Science.
  • Knowledge of DDR/LPDDR DRAM protocols and experience analyzing/debugging DDR interfaces and protocols.
  • Experience in the development of Memory Controller and PHY IPs.
  • Experience working with Memory IP, Error checking Code (ECC), and building scalable, efficient flows and processes.
  • Experience with designing state machines, data paths, arbitration, and clock domain crossing (CDC) logic.
  • Exposure to Design For Test (DFT), understanding of scan, and writing DFT-friendly RTL.
  • Experience developing or integrating IPs with AMBA AXI, ACE-Lite, and CHI interfaces.
  • Familiarity with Unified Power Format (UPF) for simulation and synthesis.
  • Programming skills in C, PERL/Python.
Additional Requirements:
  • Ability to work long hours and weekends as necessary to support critical milestones.
Compensation and Benefits:

Pay range: $160,000.00 - $220,000.00 per year. Your actual level and base salary will be determined on a case-by-case basis and may vary based on the following considerations: job-related knowledge and skills, education, and experience. Base salary is just one part of your total rewards package at SpaceX. You may also be eligible for long-term incentives, in the form of company stock, stock options, or long-term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan. You will also receive access to comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short & long-term disability insurance, life insurance, paid parental leave, and various other discounts and perks. You may also accrue 3 weeks of paid vacation & will be eligible for 10 or more paid holidays per year. Exempt employees are eligible for 5 days of sick leave per year.

ITAR Requirements: To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here.

SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence, and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability, or any other legally protected status.

  • Senior ASIC Design Engineer

    2 weeks ago

    Irvine, California, United States SpaceX Full time

    Senior ASIC Design EngineerAt SpaceX, we're pushing the boundaries of innovation and exploration. As a Senior ASIC Design Engineer, you'll play a critical role in developing the cutting-edge technologies that will take us to the stars.Responsibilities:Design, implement, and verify complex products using FPGAs and/or ASICs.Participate in micro-architecture...

  • Senior ASIC Design Engineer

    6 days ago

    Irvine, California, United States SpaceX Full time

    Job Title: Senior ASIC Design EngineerSpaceX is a pioneering company that aims to make humanity a multi-planetary species. We are seeking a highly skilled Senior ASIC Design Engineer to join our team and contribute to the development of complex digital circuits for our spacecraft and ground systems.Responsibilities:Design, implement, and verify complex...

  • Senior ASIC Design Engineer

    7 days ago

    Irvine, California, United States SpaceX Full time

    Senior ASIC Design EngineerSpaceX is a pioneering company that aims to make humanity a multi-planetary species. We are seeking a highly skilled Senior ASIC Design Engineer to join our team and contribute to the development of complex products that use FPGAs and/or ASICs.Key Responsibilities:Design, implement, and verify complex products that use FPGAs and/or...

  • Senior ASIC Design Engineer

    5 days ago

    Irvine, California, United States SpaceX Full time

    Senior ASIC Design EngineerSpaceX is a pioneering company that aims to make humanity a multi-planetary species. We are seeking a highly skilled Senior ASIC Design Engineer to join our team and contribute to the development of complex products that use FPGAs and/or ASICs.Responsibilities:Design, implement, and verify complex products that use FPGAs and/or...

  • Senior ASIC Physical Design Engineer

    3 days ago

    Irvine, California, United States SpaceX Full time

    Job Title: Senior ASIC Physical Design EngineerSpaceX is a pioneering company that is revolutionizing the space industry. We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team.The successful candidate will be responsible for designing and developing cutting-edge ASICs for our Starlink satellite constellation. This is a unique...

  • Principal ASIC Design Engineer

    2 weeks ago

    Irvine, California, United States SpaceX Full time

    Job Title: Principal ASIC Design EngineerSpaceX is a pioneering company that aims to make humanity a multi-planetary species. We are seeking a highly skilled Principal ASIC Design Engineer to join our team and contribute to the development of cutting-edge technologies.Job Summary:This is a senior-level digital ASIC design role that involves the development...

  • Senior ASIC Physical Design Methodology/CAD Engineer

    2 weeks ago

    Irvine, California, United States SpaceX Full time

    Job Title: Senior ASIC Physical Design Methodology/CAD EngineerAt SpaceX, we're pushing the boundaries of innovation and technology to make humanity a multi-planetary species. As a Senior ASIC Physical Design Methodology/CAD Engineer, you'll play a critical role in developing cutting-edge ASICs for our Starlink satellite constellation and other space-based...

  • Principal ASIC Design Engineer

    5 days ago

    Irvine, California, United States SpaceX Full time

    Job Title: Principal ASIC Design EngineerSpaceX is seeking a highly skilled Principal ASIC Design Engineer to join our team. As a Principal ASIC Design Engineer, you will be responsible for designing and developing digital ASICs for our satellite modem hardware solutions.Key Responsibilities:Design and develop digital ASICs using hardware description...

  • Senior ASIC Physical Design Engineer

    2 weeks ago

    Irvine, California, United States SpaceX Full time

    Job Title: Sr. SOC/ASIC Physical Design EngineerAt SpaceX, we're pushing the boundaries of innovation and technology to make humanity a multi-planetary species. As a Sr. SOC/ASIC Physical Design Engineer, you'll play a critical role in developing cutting-edge silicon solutions for our Starlink satellite constellation and other space-related...

  • Senior ASIC Physical Design Engineer

    1 week ago

    Irvine, California, United States SpaceX Full time

    Join Our Team as a Sr. SOC/ASIC Physical Design EngineerAt SpaceX, we're pushing the boundaries of space technology and innovation. As a Sr. SOC/ASIC Physical Design Engineer, you'll play a critical role in developing cutting-edge silicon for our Starlink satellite constellation and other space-based systems.Responsibilities:Design and develop...

  • Senior ASIC Physical Design Engineer

    2 days ago

    Irvine, California, United States SpaceX Full time

    Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)At SpaceX, we're pushing the boundaries of space technology and innovation. As a Sr. SOC/ASIC Physical Design Engineer, you'll play a critical role in developing cutting-edge silicon solutions for our Starlink satellite constellation and other space-related projects.Key Responsibilities:Perform...

  • Senior ASIC Timing Signoff Engineer

    3 days ago

    Irvine, California, United States SpaceX Full time

    Job Title: Senior ASIC Timing Signoff EngineerAt SpaceX, we're pushing the boundaries of innovation and technology. We're seeking a highly skilled Senior ASIC Timing Signoff Engineer to join our team of experts in Silicon Engineering. As a key member of our team, you will be responsible for developing cutting-edge next-generation ASICs for deployment in...

  • Senior ASIC Design Engineer for DDR IP

    2 weeks ago

    Irvine, California, United States SpaceX Full time

    {"Responsibilities": "As a Senior ASIC Design Engineer for DDR IP at SpaceX, you will be responsible for the development and integration of high-quality Memory Controller IP for our SoC designs. This includes triaging release/integration issues, addressing IP defects, and collaborating with cross-disciplinary teams to develop high-performance Memory...

  • Senior ASIC Physical Design Engineer

    2 weeks ago

    Irvine, California, United States SpaceX Full time

    About the RoleWe are seeking a highly skilled Physical Design Engineer to join our team at SpaceX. As a key member of our Silicon Engineering group, you will be responsible for developing cutting-edge next-generation silicon for deployment in space and ground infrastructures around the globe.ResponsibilitiesPerform partition synthesis and physical...

  • Senior SOC/ASIC Timing Signoff and Front-End Implementation Engineer

    5 days ago

    Irvine, California, United States SpaceX Full time

    Job Title: Senior SOC/ASIC Timing Signoff and Front-End Implementation EngineerAt SpaceX, we're pushing the boundaries of innovation and technology. We're seeking a highly skilled Senior SOC/ASIC Timing Signoff and Front-End Implementation Engineer to join our team. As a key member of our engineering team, you will be responsible for developing and...

  • Senior ASIC Timing Signoff and Front-End Implementation Engineer

    1 week ago

    Irvine, California, United States SpaceX Full time

    Job Title: Senior ASIC Timing Signoff and Front-End Implementation EngineerAt SpaceX, we're pushing the boundaries of space technology and exploring new frontiers. As a Senior ASIC Timing Signoff and Front-End Implementation Engineer, you'll play a critical role in developing cutting-edge ASICs for our Starlink network.Responsibilities:Develop and implement...

  • Cellular ASIC Design Integration Engineer

    2 weeks ago

    Irvine, California, United States Apple Full time

    Job SummaryWe are seeking a highly skilled Cellular ASIC Design Integration Engineer to join our dynamic team at Apple. As a key member of our Cellular group, you will be responsible for ensuring the seamless integration of cellular technology into our products and services.Key ResponsibilitiesContribute to the definition, architecture, and design of...

  • Cellular ASIC Design Integration Engineer

    3 weeks ago

    Irvine, California, United States Apple Full time

    About the RoleWe are seeking a highly skilled and experienced ASIC Design Integration Engineer to join our dynamic Cellular group at Apple. As a key member of our team, you will be responsible for ensuring the seamless integration of cellular subsystems into our products and services.Key ResponsibilitiesContribute to the definition, architecture, design, and...

  • Lead ASIC Verification Engineer

    1 week ago

    Irvine, California, United States SpaceX Full time

    Job Title: Lead ASIC Verification EngineerSpaceX is a pioneering company that aims to make humanity a multi-planetary species. We are seeking a highly skilled Lead ASIC Verification Engineer to join our team.Job Summary:The Lead ASIC Verification Engineer will be responsible for leading the verification efforts of our ASIC designs. This includes developing...

  • Senior ASIC Timing Signoff Engineer

    2 weeks ago

    Irvine, California, United States SpaceX Full time

    Job Title: Sr. SOC/ASIC Timing Signoff & Front-End Implementation EngineerAt SpaceX, we're pushing the boundaries of innovation and technology to make humanity a multi-planetary species. As a Sr. SOC/ASIC Timing Signoff & Front-End Implementation Engineer, you will play a critical role in developing cutting-edge ASICs for deployment in space and ground...