Current jobs related to ASIC Implementation Engineer - Austin, Texas - META

  • ASIC Test Engineer

    3 weeks ago

    Austin, Texas, United States Ericsson Full time

    About This OpportunityEricsson is seeking a highly motivated Test Engineer to join our team and contribute to the development of innovative ASIC solutions. As a key member of our ASIC test team, you will play a crucial role in shaping the future of our products and services.Key ResponsibilitiesDevelop and implement test methodologies for Ericsson ASICs,...

  • ASIC Design Engineer

    3 weeks ago

    Austin, Texas, United States META Full time

    Job Title: ASIC EngineerMeta is seeking a highly skilled ASIC Engineer to join our Infrastructure organization. As an ASIC Engineer, you will be responsible for designing, developing, and validating complex ASICs for our data center applications.Key Responsibilities:Work across all aspects of the silicon lifecycle to deliver reliable and performant silicon...

  • ASIC Design Engineer

    2 weeks ago

    Austin, Texas, United States META Full time

    Job Summary:Meta is seeking a highly skilled ASIC Engineer to join our Infrastructure organization. As an ASIC Engineer in the Infra Silicon Enablement team, you will be part of a dynamic team working with the best in the industry, focused on developing and supporting innovative ASIC solutions for Meta's data center applications.Key Responsibilities: Work...

  • Senior ASIC Verification Engineer

    3 weeks ago

    Austin, Texas, United States TekShapers Full time

    Employment type: ContractJob Title: Senior ASIC Verification EngineerJob Location: RemoteDuration: 6 monthsExperience level: L3Mandatory Skills: ASIC verification, SoCsJob Description:We are seeking a Senior ASIC Verification Engineer to join our team at TekShapers. The ideal candidate will have 5+ years of experience with ASIC verification, SoCs or similar...

  • ASIC Design Verification Engineer

    3 weeks ago

    Austin, Texas, United States Amazon Full time

    Job Title: ASIC Design Verification EngineerAmazon is seeking a highly skilled ASIC Design Verification Engineer to join our team responsible for defining and implementing digital chips for communications via Low Earth Orbit satellites and Amazon gateways.Key Responsibilities:Implement a state-of-the-art verification environment to facilitate testing of the...

  • Senior ASIC Architect

    3 weeks ago

    Austin, Texas, United States META Full time

    Job Summary:Meta is seeking an experienced ASIC Engineer, Architecture to join our Infrastructure organization. Our servers and data centers are the foundation upon which our rapidly scaling infrastructure efficiently operates and upon which our innovative services are delivered. As an integral member of an ASIC team, you will build accelerators for some of...

  • Senior ASIC Design Engineer

    3 weeks ago

    Austin, Texas, United States META Full time

    Job Summary:Meta is seeking a highly skilled ASIC Design Engineer to join our Infrastructure organization. The successful candidate will be responsible for designing cutting-edge machine learning ASICs, capable of world-class inference and training performance.Key Responsibilities:Develop micro-architecture for complex SoC and IP.Design and develop RTL using...

  • ASIC Design Verification Engineer

    2 months ago

    Austin, Texas, United States META Full time

    Job SummaryWe are seeking a highly skilled ASIC Design Verification Engineer to join our team at Meta. As a key member of our Infrastructure organization, you will be responsible for developing innovative ASIC solutions for our data center applications.Key ResponsibilitiesDevelop functional tests based on verification test plans and drive design verification...

  • Machine Learning ASIC Architect

    2 months ago

    Austin, Texas, United States META Full time

    Meta is seeking an ASIC Engineer, ArchitectureWe are looking for a skilled ASIC Engineer, Architecture to join our Infrastructure organization. Our servers and data centers are the foundation of our rapidly scaling infrastructure, and we need talented engineers to help us build efficient and innovative systems.Key Responsibilities:Develop Data Center Machine...

  • Senior ASIC Design Engineer

    3 weeks ago

    Austin, Texas, United States Apple Full time

    Job SummaryWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Apple. As a key member of our hardware engineering team, you will be responsible for designing and developing high-performance memory cache controllers for our next-generation mobile processing systems.Your primary focus will be on crafting special purpose cache and...

  • Senior ASIC Design and Integration Engineer

    3 weeks ago

    Austin, Texas, United States Apple Full time

    Job Title: Senior ASIC Design and Integration EngineerA challenging opportunity has arisen for a highly skilled Senior ASIC Design and Integration Engineer to join our team at Apple. As a key member of our complex group, you will be responsible for crafting upcoming products that will delight and encourage millions of Apple's customers every single day.Key...

  • ASIC Engineer, Emulation Specialist

    1 month ago

    Austin, Texas, United States META Full time

    Job Title: ASIC Engineer, EmulationMeta is seeking an experienced ASIC Engineer, Emulation to join our Infrastructure organization. As an ASIC Engineer, Emulation, you will be responsible for developing and delivering emulation testbenches, models, and tools to support the development of System on Chip (SoC) and IP for data center applications.Key...

  • Senior ASIC Design Verification Engineer

    1 month ago

    Austin, Texas, United States Amazon Full time

    Job Title: Senior ASIC Design Verification EngineerAmazon is seeking a highly skilled Senior ASIC Design Verification Engineer to join our team. As a key member of our design verification team, you will be responsible for defining and implementing digital chip SOCs for communications via Low Earth Orbit satellites and Amazon gateways.About the Role:This is a...

  • ASIC Design Verification Engineer

    1 month ago

    Austin, Texas, United States META Full time

    Job SummaryWe are seeking a highly skilled ASIC Design Verification Engineer to join our team at Meta. As a key member of our Infrastructure organization, you will be responsible for developing innovative ASIC solutions for our data center applications.Key ResponsibilitiesDevelop functional tests based on verification test plans and drive design verification...

  • Senior ASIC Digital Design Engineer

    3 weeks ago

    Austin, Texas, United States Synopsys Full time

    Job SummaryWe are seeking an experienced Applications Engineer to join our team at Synopsys. The successful candidate will be responsible for partnering with our customers to showcase our best-in-class synthesis and physical design solutions.This role involves working closely with our customers in the area of ASIC Digital Design/Implementation flow solutions...

  • Senior ASIC Design Verification Engineer

    3 weeks ago

    Austin, Texas, United States Amazon Full time

    Job DescriptionAmazon is seeking a highly skilled Sr. ASIC Design Verification Engineer to join our Project Kuiper team. As a key member of our sub-team, you will be responsible for defining and implementing the digital chip SOCs for communications via Low Earth Orbit satellites and Amazon gateways.This is a unique opportunity to define a groundbreaking...

  • Senior ASIC Physical Design Engineer

    2 months ago

    Austin, Texas, United States Apple Full time

    Role SummaryWe are seeking a highly motivated Senior ASIC Physical Design PPA Engineer to join our dynamic and growing team. As part of our Digital Design Engineering group, you will take imaginative and revolutionary ideas and determine how to turn them into reality.Key ResponsibilitiesApply engineering fundamentals and start from scratch if needed,...

  • Senior ASIC Power Engineer

    3 weeks ago

    Austin, Texas, United States Annapurna Labs Full time

    About the RoleWe are seeking a highly skilled Senior ASIC Power Engineer to join our Cloud-Scale Machine Learning Acceleration team at Annapurna Labs. As a key member of our team, you will be responsible for designing and optimizing hardware in our data centers, including our custom designed machine learning inference datacenter server, AWS Inferentia.Our...

  • ASIC Verification Engineer

    3 weeks ago

    Austin, Texas, United States Nvidia Full time

    NVIDIA Job DescriptionNVIDIA is seeking an exceptional ASIC Verification Engineer to verify the design and implementation of leading-edge SoCs and GPUs. This role offers the opportunity to make a real impact in a dynamic, technology-driven company that is shaping the future of computing.Key Responsibilities:Verify the design, architecture, and...

  • Senior ASIC Physical Design PPA Engineer

    3 weeks ago

    Austin, Texas, United States Apple Full time

    Job DescriptionWe are seeking a highly motivated Senior ASIC Physical Design PPA Engineer to join our dynamic and growing team. As part of our Digital Design Engineering group, you will take imaginative and revolutionary ideas and determine how to turn them into reality.You will apply engineering fundamentals and start from scratch if needed, bringing...

ASIC Implementation Engineer

2 months ago

Austin, Texas, United States META Full time
Job Summary

Meta is seeking a highly skilled ASIC Front-End Implementation Engineer to join our Infrastructure organization. As a key member of our team, you will be responsible for designing and implementing efficient System on Chip (SoC) and IP for data center applications.

Key Responsibilities
  • Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power.
  • Debug timing/area/congestion issues and work with RTL & Physical designers to resolve them.
  • Perform Power Estimation at RTL and Gate Level and identify power reduction opportunities.
  • Run Formal Verification checks between RTL and Gate level netlist and debug the aborts, inconclusive and Logic Equivalency failures.
  • Perform RTL Lint and work with the Designers to create waivers.
  • Perform RTL DFT Analysis and improve the DFT coverage for Stuck-at faults.
  • Perform Flat and Hierarchical Clock Domain Crossing and work with the designers to analyze the complex clock domain crossings and sign off the CDC.
  • Perform Flat and Hierarchical Reset Domain crossing Checks. Understand the Reset-Architecture by working with Design and FW teams and develop reset groups and the corresponding reset sequence for RDC.
  • Develop Timing Constraints for RTL-Synthesis and PrimeTime-STA for the blocks and the top-level including SOC. Analyze the inter-block timing and come up with IO budgets for the various partition blocks.
  • Develop Power Intent Specification in UPF for the multi-Vdd designs.
  • Developing Automation scripts and Methodology for all FE-tools including (Lint, CDC, RDC, Synthesis, STA, Power).
  • Work closely with the Design Engineers, DV Engineers, Emulation Engineers in supporting them with the handoff tasks. Interact with Physical Design Engineers and provide them with timing/congestion feedback.
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
  • Experience with RTL Synthesis and design optimization for Power, Performance, Area.
  • Knowledge of front-end and back-end ASIC tools.
  • Experience with RTL design using SystemVerilog or other HDL.
  • Experience managing multiple design releases and working with cross functional teams to support and debug timing, area, power issues.
  • Experience with EDA tools and scripting languages (Python, TCL) used to build tools and flows for complex environments.
  • Experience with communicating across functional internal teams and vendors.
Preferred Qualifications
  • Knowledge of Clock Domain Crossing, Reset Domain Crossing, LEC.
  • 5+ years of experience in Design Integration and Front-End Implementation.
  • Synthesis Background, Timing Constraints Development, Floorplanning and STA.
  • Experience Knowledge of RTL coding using Verilog/System Verilog.
  • Knowledge of Timing/physical libraries, SRAM Memories.
  • Experience with Power, Performance, Area Analysis and techniques for reducing power.
  • Knowledge of Low power design.
  • Experience with Design Compiler, Spyglass, PrimeTime, Formality or equivalent tools.
  • Scripting and programming experience using Perl/Python, TCL, and Make.
Compensation and Benefits

$136,000/year to $203,000/year + bonus + equity + benefits

Industry

Internet

Equal Opportunity

Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at.