ASIC Design Engineer

3 weeks ago


Sunnyvale, California, United States Meta Full time
Job Title: ASIC Design Engineer

Meta is seeking a highly skilled ASIC Design Engineer to join our Infrastructure organization. As a key member of our team, you will be responsible for designing and developing cutting-edge machine learning ASICs that deliver world-class inference and training performance.

Key Responsibilities:

  • Develop micro-architecture and RTL designs using Verilog, System Verilog, and HLS.
  • Optimize designs for power, area, and performance.
  • Collaborate with verification and emulation teams to develop test plans and debug designs.
  • Work with implementation teams to close designs on timing and power.

Requirements:

  • 3+ years of silicon development experience.
  • Experience with Verilog or System Verilog.
  • Experience in micro-architecture and RTL development for complex control and data path IPs.

Preferred Qualifications:

  • Experience in data path development.
  • Experience with synthesis and timing closure.

Compensation:

$95,400/year to $166,000/year + bonus + equity + benefits

Industry: Internet

Equal Opportunity:

Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based on race, religion, color, national origin, sex, sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics.



  • Sunnyvale, California, United States META Full time

    Job Title: ASIC Design EngineerAbout the Role:Meta is seeking an experienced ASIC Design Engineer to join our Infra Silicon Enablement team. As an ASIC Design Engineer, you will be responsible for designing and developing innovative ASIC solutions for Meta's data center applications.Responsibilities:* Design and develop ASIC solutions for data center...

  • ASIC Design Engineer

    2 weeks ago


    Sunnyvale, California, United States META Full time

    Job Title: ASIC Engineer, Infra SiliconMeta is seeking an experienced ASIC Engineer to join our Infrastructure organization. As an ASIC Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing and supporting innovative ASIC solutions for Facebook's data center applications.Responsibilities:Work across all...

  • ASIC Design Engineer

    1 month ago


    Sunnyvale, California, United States META Full time

    Job Title: ASIC Design EngineerWe are seeking a highly skilled ASIC Design Engineer to join our team at Meta. As an ASIC Design Engineer, you will be responsible for designing and developing cutting-edge machine learning ASICs that meet the highest standards of performance and efficiency.Key Responsibilities:Design and develop complex ASICs using Verilog,...

  • ASIC Design Engineer

    3 weeks ago


    Sunnyvale, California, United States META Full time

    Job SummaryWe are seeking an experienced ASIC Engineer to join our Infrastructure organization at Meta. As a key member of our Silicon Lifecycle Engineering team, you will be responsible for designing, developing, and validating innovative ASIC solutions for our data center applications.ResponsibilitiesWork across all aspects of the silicon lifecycle, from...

  • ASIC Design Engineer

    4 weeks ago


    Sunnyvale, California, United States META Full time

    Job Title: ASIC Design EngineerMeta is seeking a highly skilled ASIC Design Engineer to join our Infrastructure organization. As an ASIC Design Engineer, you will be responsible for designing and developing cutting-edge machine learning ASICs that deliver world-class inference and training performance.Key Responsibilities:Design and develop complex SoC and...


  • Sunnyvale, California, United States Wipro Full time

    Job Title: Senior ASIC Design EngineerWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Wipro. As a key member of our design team, you will be responsible for designing and developing complex ASICs for high-speed processors and other applications.Key Responsibilities:Design and develop high-speed ASICs using Verilog programming...

  • ASIC Design Engineer

    1 month ago


    Sunnyvale, California, United States Wipro Full time

    Job Title: ASIC/RTL/SOC Design EngineerWe are seeking a highly skilled ASIC/RTL/SOC Design Engineer to join our team at Wipro.Job Type: Full TimeLocation: Sunnyvale, CADescription:Design and develop complex digital circuits using Verilog and System Verilog.Expertise in synthesis and timing concepts for ASIC design is required.Experience with static checking...


  • Sunnyvale, California, United States Wipro Full time

    Job Title: Senior ASIC Design EngineerWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Wipro. As a key member of our design team, you will be responsible for designing and developing complex ASICs for high-speed applications.Key Responsibilities:Design and develop high-speed ASICs using Verilog programming languageDevelop and...

  • ASIC Design Engineer

    4 weeks ago


    Sunnyvale, California, United States META Full time

    Job Title: ASIC Design EngineerMeta is seeking a highly skilled ASIC Design Engineer to join our Infrastructure organization. As a key member of our team, you will be responsible for designing and developing cutting-edge machine learning ASICs that deliver world-class inference and training performance.Responsibilities:Design and develop complex SoC and IP...


  • Sunnyvale, California, United States Sql Pager LLC Full time

    Job Title: Senior ASIC Design EngineerJob Responsibilities:As a Senior ASIC Design Engineer at Sql Pager LLC, you will play a crucial role in developing cutting-edge ASICs for our automotive and data center artificial intelligence computing architecture. Your responsibilities will include participating in architecture definition and modeling, verification...


  • Sunnyvale, California, United States Wipro Full time

    Job Summary: We are seeking a highly skilled Senior ASIC Design Engineer to join our team at Wipro. As a key member of our design team, you will be responsible for delivering complex ASIC designs for high-speed processors and ASICs.Key Responsibilities:Design and develop high-speed ASICs using Verilog programming language and Cadence tools.Develop and...


  • Sunnyvale, California, United States Fortinet Full time

    Job Title: Principal ASIC Design EngineerFortinet is seeking a highly skilled Principal ASIC Design Engineer to join our R&D team. This role involves working on cutting-edge high-performance ASIC design from specification to RTL implementation.Key Responsibilities:Develop network processing ASIC/FPGA architecture and micro-architecture specificationDesign...


  • Sunnyvale, California, United States Wipro Full time

    Job DescriptionWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Wipro. The ideal candidate will have a strong background in Verilog programming and experience in designing complex RTL logic designs for high-speed processors and ASICs.Key Responsibilities:Design and develop high-speed ASICs using Verilog programmingDevelop and...


  • Sunnyvale, California, United States Sql Pager LLC Full time

    Job SummaryWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Sql Pager LLC. As a key member of our design team, you will be responsible for developing advanced ASICs for our automotive and data center artificial intelligence computing architecture.Key ResponsibilitiesDevelop and implement ASIC architecture and design...


  • Sunnyvale, California, United States Sql Pager LLC Full time

    Job Title: ASIC Design Verification EngineerWe are seeking a highly skilled ASIC Design Verification Engineer to join our team at Sql Pager LLC. As a key member of our design team, you will be responsible for architecting and building a SoC-level and unit-level UVM verification environment.Job Responsibilities:Collaborate with Architecture and Design teams...


  • Sunnyvale, California, United States Fortinet Full time

    Job Title: Principal ASIC Design EngineerAbout the Role:We are seeking an experienced Principal ASIC Design Engineer to join our R&D team. As a key member of our team, you will be responsible for designing high-performance ASIC/FPGA architectures and implementing complex system-level designs.Responsibilities:Develop network processing ASIC/FPGA architecture...


  • Sunnyvale, California, United States SpaceX Full time

    Job Title: Senior ASIC Physical Design EngineerAt SpaceX, we're pushing the boundaries of innovation in the field of advanced silicon engineering. We're seeking a highly skilled Senior ASIC Physical Design Engineer to join our team and contribute to the development of cutting-edge technologies for space exploration.Responsibilities:Develop and implement...


  • Sunnyvale, California, United States SpaceX Full time

    Job Title: Senior ASIC Physical Design EngineerSpaceX is a pioneering company that is revolutionizing the space industry. We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team.The successful candidate will be responsible for designing and developing cutting-edge ASICs for our Starlink satellite constellation. This is a unique...


  • Sunnyvale, California, United States META Full time

    Job Title: High-Performance ASIC Design EngineerMeta is seeking a highly skilled High-Performance ASIC Design Engineer to join our Infrastructure organization. As a key member of our team, you will be responsible for designing and developing cutting-edge ASICs for various applications, including machine learning, video transcoding, and network...


  • Sunnyvale, California, United States Fortinet Full time

    Job Title: Senior Principal ASIC Design EngineerFortinet is seeking a highly skilled Senior Principal ASIC Design Engineer to join our team. As a key member of our ASIC design team, you will play a principal role in developing next-gen SOC architecture, performing IP integration, chip-level RTL design & verification, and leading low-power design...