Senior RTL Engineer
4 weeks ago
- Collaborate with Architects, Chip Leads, and Customers to drive SOC IP design, development, and timing closure for various applications.
- Integrate, evolve, and optimize IP blocks across a range of products and use cases for SoCs in driving, 5G, cloud, and gaming applications.
- Work with cross-functional teams to implement solutions that meet project targets and drive cross-team methodologies for RTL development and microarchitecture.
- Partner with customers, partners, and IP vendors to select and integrate suitable IP solutions for target use cases.
- Master's Degree in Computer Engineering or Electrical Engineering (or equivalent experience)
- 10+ years of experience in RTL development focused on CPU, GPU, and high-performance architectures
- Proficiency in industry-standard RTL development and synthesis tools
- Experience developing high-speed digital blocks and debugging complex microarchitectural structures
- Strong interpersonal, communication, and teamwork skills
- Ability to continuously learn and expand architectural breadth and depth
- Experience evaluating microarchitectural options for tradeoffs across design, verification, and PD
-
Senior RTL Design Engineer
4 weeks ago
San Jose, California, United States Trilyon, Inc. Full timeSenior RTL Design EngineerTrilyon Inc. is seeking a highly skilled Senior RTL Design Engineer to join its team. The ideal candidate will have a strong background in ASIC design and a proven track record of delivering high-quality designs.Key Responsibilities:Design and implement complex digital circuits using SystemVerilogCollaborate with architecture and...
-
Senior RTL Design Engineer
4 weeks ago
San Jose, California, United States AMD Full timeTransforming Lives with AMD TechnologyWe're seeking a talented RTL Design Engineer to join our team at AMD. As a key contributor, you'll drive innovation and excellence in delivering industry-leading technologies to market.The Role:As a Senior RTL Design Engineer, you'll be responsible for designing and implementing high-quality, low-power RTL blocks for...
-
Senior RTL Design Engineer
2 weeks ago
San Jose, California, United States Trilyon, Inc. Full timeJob Title: Senior RTL Design EngineerWe are seeking an experienced Senior RTL Design Engineer to join our team at Trilyon, Inc. The ideal candidate will have a strong background in ASIC design and a proven track record of delivering high-quality designs.Key Responsibilities:* Design and implement logic functions to enable efficient test and debug*...
-
Senior RTL Design Engineer
4 weeks ago
San Francisco, California, United States Wipro Full timeJob DescriptionWe are seeking a highly skilled RTL Engineer to join our team at Wipro.The ideal candidate will have a strong background in digital design and a minimum of 10 years of experience in RTL/Verilog writing.Key responsibilities will include:Designing and verifying complex digital circuits using RTL/VerilogDeveloping and integrating modules for ASIC...
-
Senior RTL Design Engineer
3 weeks ago
San Francisco, California, United States Wipro Full timeKey Responsibilities:We are seeking a highly experienced RTL/Verilog engineer to join our team at Wipro. The ideal candidate will have a strong background in RTL design and a proven track record of delivering high-quality designs.Requirements:10+ years of experience in RTL/Verilog writingExpertise in static checking like CDC, Lint, RDC, Spyglass DFT along...
-
asic/ rtl ethernet architect
4 weeks ago
San Jose, California, United States Tripod Networking Full timeCareer Opportunity at Tripod Networking **Job Title:** ASIC/RTL Ethernet Architect **About the Role:** We are seeking a highly skilled ASIC/RTL Ethernet Architect to join our team at Tripod Networking. As a key member of our engineering team, you will be responsible for designing and developing high-performance Ethernet ASICs and...
-
Digital Design Engineer
3 weeks ago
San Jose, California, United States Elevate Digital Full timeJob SummaryElevate Digital is seeking a highly skilled Digital Design Engineer to join our team. The ideal candidate will have substantial experience designing for tape-out and running a digital design flow using industry-strength digital design and EDA tools.Key ResponsibilitiesDesign, implement, and verify features from specification through...
-
Senior ASIC Verification Engineer
4 weeks ago
San Jose, California, United States European Tech Recruit Full timeSenior ASIC Verification Engineer - AI and Data CenterWe are partnering with a leading Semiconductor organization to accelerate AI computing in data centers and HPC. As a Senior ASIC Verification Engineer, you will play a critical role in ensuring the pre-silicon correctness and quality of a multi-million gate ASIC that integrates computational accelerators...
-
Senior RTL Design Engineer
4 weeks ago
San Jose, California, United States InnoPhase IoT Full timeAbout InnoPhase IoTWe are a company that values innovation and teamwork. We are looking for a talented engineer to join our team and contribute to the development of our low power IoT connectivity devices.The ideal candidate will have expertise in implementing MAC and PHY algorithms for industry-leading low power IoT connectivity devices. They will work...
-
GPU Top RTL Integration Lead
4 weeks ago
San Jose, California, United States SAMSUNG Full timePosition SummarySamsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy – the pursuit of excellence for a better world. At Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL), we are building a center of excellence for Intellectual Property (IP) applied to high-performance computing...
-
Senior CPU Subsystem Design Engineer
4 weeks ago
San Jose, California, United States Intel Full timeJob Title: Senior CPU Subsystem Design EngineerJob Summary:We are seeking a highly skilled Senior CPU Subsystem Design Engineer to join our team at Intel. As a key member of our Programmable Solutions Group, you will be responsible for designing and developing high-performance CPU subsystems for our next-generation SoCs.Key Responsibilities:Develops the...
-
Senior Digital Design Engineer
3 weeks ago
San Jose, California, United States Innogrit Full timeJob OverviewInnogrit Corporation is seeking a highly skilled Senior Digital Design Engineer to join its team. As a key member of our design team, you will be responsible for contributing to the development of state-of-the-art high-speed low-power digital IPs.Key ResponsibilitiesDesign and implement digital IP modules using hardware description language...
-
Senior CPU Subsystem Design Engineer
4 weeks ago
San Jose, California, United States Intel Full timeJob Summary:We are seeking a highly skilled Senior CPU Subsystem Design Engineer to join our team at Intel. In this role, you will be responsible for developing the logic design, register transfer level (RTL) coding, and simulation for an SoC design and integrating logic of IP blocks and subsystems into a full chip SoC or discrete component design.Key...
-
Senior CPU Subsystem Design Engineer
4 weeks ago
San Jose, California, United States Intel Full timeJob Details:Job Description:As part of Intel's Programmable Solutions Group (PSG), we are seeking a highly skilled Senior CPU Subsystem Design Engineer to join our team. In this role, you will be responsible for developing the logic design, register transfer level (RTL) coding, and simulation for an SoC design and integrating logic of IP blocks and...
-
Senior Hardware Engineer
4 weeks ago
San Jose, California, United States Sintegra Inc. Full timeJob Summary:Sintegra Inc. is seeking a skilled Senior Hardware Engineer to join our team. The ideal candidate will have experience in SSD controller design and a strong understanding of PCIe and NVMe technologies.Key Responsibilities:Debugging hardware-related issues in the lab, collaborating with the firmware team to identify and resolve problems.Assisting...
-
Senior ASIC Design Engineer
4 weeks ago
San Jose, California, United States US Tech Solutions Full timeJob Title: Senior ASIC Design EngineerJob Summary:We are seeking a highly skilled Senior ASIC Design Engineer to join our team at US Tech Solutions. As a key member of our design team, you will be responsible for designing and implementing complex digital circuits, including micro-architecture documentation and RTL block design for SOC integration.Key...
-
Senior Principal Design Engineer
4 weeks ago
San Jose, California, United States Cadence Design Systems Full timeJob Description:Cadence Design Systems is seeking an experienced Senior Principal Design Engineer to join our Compute Systems Group (CSG) Central Applications Engineering team. As a key member of this team, you will be responsible for integrating and supporting Cadence IP products in system reference designs.The ideal candidate will have extensive knowledge...
-
Senior ASIC Design Engineer
4 weeks ago
San Jose, California, United States Cadence Design Systems Full timeAbout the RoleCadence Design Systems is seeking a highly skilled Senior ASIC Design Engineer to join our Palladium ASIC development team.The successful candidate will be responsible for designing and developing complex ASICs for the Palladium emulation platform, which is a leading-edge emulation platform used by top semiconductor industries globally.The...
-
Senior ASIC Verification Engineer
4 weeks ago
San Jose, California, United States European Tech Recruit Full timeSenior ASIC Verification Engineer - System VerilogWe are seeking a highly skilled Senior ASIC Verification Engineer to join our team in California. As a key member of our design team, you will be responsible for ensuring the pre-silicon correctness and quality of a multi-million gate ASIC that integrates computational accelerators and 3rd-party SoC IP...
-
Senior IC Design Engineer
4 weeks ago
San Jose, California, United States Broadcom Corporation Full timeJob Title: Senior IC Design EngineerJob Summary:We are seeking a highly skilled Senior IC Design Engineer to join our team at Broadcom Corporation. As a key member of our design team, you will be responsible for participating in IP level architectural definition, including micro-architecture definition, and performing RTL design using Verilog HDL with an...