Senior Staff SI/PI Engineer

3 days ago

Santa Clara, California, United States TBWA\Chiat\Day Full time
Job Description:

Celestial AI is seeking a highly skilled SI/PI Engineer to join our team and contribute to the development of our world-class energy-efficient AI compute and photonic data transmission solutions.

The ideal candidate will have a strong background in signal and power integrity, with expertise in time and frequency domain simulation and measurement. Experience with high-speed serdes and power delivery modeling/optimization is highly desirable.

As a SI/PI Engineer, you will be responsible for performing simulations and design studies, reviewing PCB, Package, and silicon layouts to ensure Celestial AI test articles and end products meet appropriate SI/PI targets. You will also be responsible for resolving SI/PI issues encountered on the path to high-volume manufacturing during the NPI phase and developing technology roadmaps to support the overall company product roadmap.

Key Responsibilities:
  • Use electromagnetic simulation software such as Ansys HFSS/SiWave or Cadence Sigrity Suite to perform pre and post-layout simulations
  • Use layout software such as Cadence Allegro/APD viewers, Virtuoso, Klayout, etc. to review designs and modify designs for simulation
  • Use Real-Time Oscilloscopes, Sampling Oscilloscopes, TDR, and VNA to verify performance, correlate models to simulation, and debug issues
  • Develop strong technical relationships within the company and externally with customers and vendors as a single point of contact for SI/PI design and manufacturing problems
  • Collaborate with industry peers and suppliers to stay abreast of industry advances and future roadmaps
  • Resolve daily technical issues with cross-functional engineering teams in a timely manner and drive for Celestial AI's success
  • Actively manage SI/PI qualification of test articles and products, while operating within established cost and time constraints
Requirements:
  • Master's degree or higher in Electrical Engineering or RF is preferred but not required
  • 5+ years of experience in signal/power integrity
  • Expertise with time and frequency domain simulation and measurement
  • Prior experience with high-speed serdes and power delivery modeling/optimization
  • Experience with Photonics is a plus
  • Ability to deliver effective results in collaborative cross-functional teams in a fast-paced startup environment
Location:

Bay Area location is required.

Celestial AI offers an attractive total compensation package, inclusive of competitive base salary and a generous grant of our valuable early-stage equity.

  • Senior Staff, SI/PI Engineer Santa Clara, CA

    3 days ago

    Santa Clara, California, United States TBWA\Chiat\Day Full time

    Job Description:Celestial AI is seeking a highly skilled SI/PI Engineer to join our team in Santa Clara, CA. As a key member of our engineering team, you will be responsible for developing and validating our world-class energy-efficient AI compute and photonic data transmission solutions.We are looking for a self-starter who is passionate about innovation...

  • Senior Signal Integrity Engineer

    4 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    Senior Signal and Power Integrity EngineerWe are seeking a highly skilled Senior Signal and Power Integrity Engineer to join our team at NVIDIA. As a key member of our design team, you will be responsible for leading board/system SI design activities, PCB stack up design, material selection, design guide implementation, layout review, and post-layout...

  • Senior Signal Integrity Engineer

    4 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    Senior Signal and Power Integrity EngineerWe are seeking a highly skilled Senior Signal and Power Integrity Engineer to join our dynamic team at NVIDIA. As a key member of our engineering team, you will be responsible for designing and optimizing high-speed signal integrity solutions for complex system design problems.Key Responsibilities:Work on crafting...

  • Senior Signal Integrity Design Engineer

    2 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    Job Title: Senior Signal Integrity Design EngineerWe are seeking a highly skilled Senior Signal Integrity Design Engineer to join our team at NVIDIA. As a key member of our design team, you will be responsible for crafting creative Signal Integrity solutions to complex system design problems.Key Responsibilities:Modeling and Optimization of vias, connectors,...

  • Senior Signal Integrity Engineer

    3 weeks ago

    Santa Clara, California, United States Celestial AI Full time

    About Celestial AICelestial AI is a cutting-edge technology company that specializes in developing innovative energy-efficient AI compute and photonic data transmission solutions. Our mission is to push the boundaries of what is possible in the field of artificial intelligence and to create a new standard for high-performance computing.Job DescriptionWe are...

  • Signal Integrity Engineer

    2 days ago

    Santa Clara, California, United States Astera Labs Full time

    Astera Labs is a leader in purpose-built connectivity solutions for AI and cloud infrastructure.We are seeking a motivated Signal Integrity/Power Integrity Engineer to work on our innovative portfolio of connectivity products.In this role, you will execute SI planning, design, modeling, simulation, and lab validation with various system configurations.You...

  • Signal Integrity Engineer

    3 days ago

    Santa Clara, California, United States Astera Labs Full time

    Astera Labs: Unlocking the Potential of AI and Cloud InfrastructureAstera Labs is a global leader in purpose-built connectivity solutions that empower the development of AI and cloud infrastructure.Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and...

  • Senior IC Package Design Engineer

    3 days ago

    Santa Clara, California, United States Apple Full time

    Job Title: IC Package Design EngineerAt Apple, we're looking for a highly skilled IC Package Design Engineer to join our team. As a key member of our Hardware Technology Packaging team, you will be responsible for designing and developing electronic packaging solutions for Apple's internal and custom external components of hardware for its consumer...

  • Senior Principal Hardware Developer

    3 weeks ago

    Santa Clara, California, United States Oracle Corporation Full time

    About the RoleAs a Senior Principal Hardware Developer at Oracle Corporation, you will be the technical lead on Memory, supporting engineering, operations, OCI, Exadata, and customers in the field across all aspects of product life cycle (Concept/NPI/Sustaining/EOL). You will be the primary technical interface to internal engineering teams and memory...

  • Senior Signal Integrity Design Engineer

    2 days ago

    Santa Clara, California, United States Nvidia Full time

    Unlock the Power of Signal IntegrityNVIDIA is seeking a highly skilled Senior Signal Integrity Design Engineer to join our dynamic team. As a key member of our design team, you will be responsible for crafting creative Signal Integrity solutions to complex system design problems.Key Responsibilities:Modeling and Optimization of vias, connectors, sockets,...

  • IC Package Design Engineer

    3 weeks ago

    Santa Clara, California, United States Apple Full time

    Job Title: IC Package Design EngineerAt Apple, we're looking for an experienced IC Package Design Engineer to join our team. As a key member of our Hardware Technology Packaging team, you will be responsible for designing and developing electronic packaging solutions for Apple's internal and custom external components of hardware for its consumer electronic...

  • IC Package Design Engineer

    2 days ago

    Santa Clara, California, United States Apple Full time

    Job Title: IC Package Design EngineerAt Apple, we're looking for a highly skilled IC Package Design Engineer to join our Hardware Technology Packaging team. As a key member of our team, you will be responsible for designing and developing electronic packaging solutions for Apple's internal and custom external components of hardware for its consumer...

  • IC Package Design Engineer

    2 days ago

    Santa Clara, California, United States Apple Full time

    Job Title: IC Package Design EngineerAt Apple, we're pushing the boundaries of innovation and technology. As an IC Package Design Engineer, you'll play a crucial role in inventing, designing, developing, and integrating electronic packaging solutions for our internal and custom external components of hardware.Key Responsibilities:Own and drive sophisticated...

  • Senior ASIC Synthesis and STA Engineer

    4 weeks ago

    Santa Clara, California, United States Capgemini Engineering Full time

    Job Title: Senior ASIC Synthesis and STA EngineerWe are seeking a highly skilled Senior ASIC Synthesis and STA Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for preparing SDC and running physical synthesis using Synopsys Fusion compiler for TSMC technology nodes below 5nm FinFET.Key...

  • IC Package Design Engineer

    3 weeks ago

    Santa Clara, California, United States Apple Full time

    Job Title: IC Package Design EngineerAt Apple, we're looking for a skilled IC Package Design Engineer to join our Hardware Technology Packaging team. As a key member of our team, you'll be responsible for designing and developing electronic packaging solutions for our consumer electronic products.Key Responsibilities:Design and develop package structures and...

  • Senior ASIC Synthesis and STA Engineer

    3 weeks ago

    Santa Clara, California, United States Capgemini Engineering Full time

    Job Title: Senior ASIC Synthesis and STA EngineerCapgemini Engineering is seeking a highly skilled Senior ASIC Synthesis and STA Engineer to join our team. As a key member of our engineering team, you will be responsible for designing and developing complex ASICs using Synopsys Fusion compiler for TSMC technology nodes below 5nm FinFET.Key...

  • Senior ASIC Synthesis and STA Engineer

    4 weeks ago

    Santa Clara, California, United States Capgemini Engineering Full time

    Job Title: Senior ASIC Synthesis and STA EngineerLocation: Santa Clara, CAAbout the RoleWe are seeking a highly skilled Senior ASIC Synthesis and STA Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for preparing SDC and running physical synthesis using Synopsys Fusion compiler for TSMC...

  • Senior ASIC Synthesis and STA Engineer

    4 weeks ago

    Santa Clara, California, United States Capgemini Engineering Full time

    Job Title: Senior ASIC Synthesis and STA EngineerLocation: Santa Clara, CAJob SummaryWe are seeking a highly skilled Senior ASIC Synthesis and STA Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for preparing SDC and running physical synthesis using Synopsys Fusion compiler for TSMC technology...

  • IC Package Design Engineer

    4 weeks ago

    Santa Clara, California, United States Apple Full time

    About the RoleWe are seeking a highly skilled IC Package Design Engineer to join our Hardware Technology Packaging team at Apple. As a key member of our team, you will be responsible for designing and developing electronic packaging solutions for our internal and custom external components of hardware for consumer electronic products such as iPhone, iPad,...

  • IC Package Design Engineer

    4 weeks ago

    Santa Clara, California, United States Apple Full time

    Job Title: IC Package Design EngineerJoin Apple's Hardware Technology Packaging team and contribute to the development of innovative electronic packaging solutions for our consumer electronic products.Job SummaryWe are seeking an experienced IC Package Design Engineer to own and drive sophisticated package selection, new generation product package structure,...