Current jobs related to Verification Engineer - Santa Clara - Achronix Semiconductor
-
CPU Verification Engineer
7 days ago
Santa Clara, California, United States Qualcomm Full timeJob Title: CPU Verification EngineerQualcomm is seeking a highly skilled CPU Verification Engineer to join our team. As a CPU Verification Engineer, you will work closely with Chip Architects to validate the concepts of CPU and SOC level micro-architectures.Key Responsibilities:Develop detailed Test and Coverage plans based on the Architecture and...
-
SOC Verification Engineer
1 month ago
Santa Clara, California, United States HCLTech Full time{"h1": "SOC Verification Engineer at HCLTech", "p": "We are seeking a highly skilled SOC Verification Engineer to join our team at HCLTech. As a SOC Verification Engineer, you will be responsible for verifying the functionality and performance of complex System-on-Chip (SoC) designs. Responsibilities: * Verify ASIC designs using SystemVerilog and C/C++...
-
ASIC Verification Engineer
1 month ago
Santa Clara, California, United States NVIDIA Full timeNVIDIA Job OpportunityNVIDIA is seeking a skilled ASIC Verification Engineer to join our team and contribute to the development of cutting-edge graphics processing units (GPUs) and system-on-chip (SoC) designs.Job ResponsibilitiesVerify the design and implementation of NVIDIA's industry-leading GPUs and SoCs using advanced verification...
-
Design Verification Engineer
4 weeks ago
Santa Clara, California, United States Astera Labs, Inc. Full timeAstera Labs, Inc. is seeking a talented Design Verification Engineer to join their team in Santa Clara, CA.Job Summary:As a Design Verification Engineer at Astera Labs, you will be responsible for defining comprehensive design verification and emulation or prototyping methodologies for complex SoCs. You will work closely with the design team to ensure that...
-
Senior Verification Engineer
1 month ago
Santa Clara, California, United States NVIDIA Full timeNVIDIA Emulation Division - Verification EngineerWe are seeking a skilled Verification Engineer to join our Emulation division at NVIDIA. As a key member of our team, you will play a crucial role in developing and maintaining our emulation environments, ensuring the highest level of quality and performance.Key Responsibilities:Develop and maintain emulation...
-
Senior Verification Engineer
2 weeks ago
Santa Clara, California, United States NVIDIA Full timeNVIDIA Emulation Division Job OpportunityWe are seeking a skilled Verification Engineer to join our Emulation division at NVIDIA. Our team is renowned for pioneering groundbreaking technology, and we are committed to fostering a diverse and inclusive work environment.Key Responsibilities:Support multiple emulation environments using advanced techniques,...
-
Design Verification Engineer
3 weeks ago
Santa Clara, California, United States Net2Source Inc. Full timeJob Title: Design Verification EngineerNet2Source Inc. is seeking a highly skilled Design Verification Engineer to join our team. As a Design Verification Engineer, you will be responsible for ensuring the design of complex electronic systems meets the required specifications and standards.Key Responsibilities:Architect and create verification environments...
-
Senior Verification Engineer
4 weeks ago
Santa Clara, California, United States NVIDIA Full timeJob Title: Senior Verification EngineerWe are seeking a highly skilled Senior Verification Engineer to join our CPU Verification Team. As a member of this team, you will be responsible for designing and implementing verification strategies for complex CPU designs.Key Responsibilities:Develop and execute performance verification strategies for CPU...
-
Senior Verification Engineer
1 week ago
Santa Clara, California, United States NVIDIA Full timeJob Title: Senior Verification EngineerNVIDIA is seeking a highly skilled Verification Engineer to join our Emulation division. As a world-renowned leader in groundbreaking technology, we are committed to fostering a diverse and inclusive work environment.We are a work-flex, family, and diverse team that is passionate about amplifying human imagination and...
-
Formal Verification Engineer
1 week ago
Santa Clara, California, United States Apple Full timeJob DescriptionAs a Formal Verification Engineer at Apple, you will be part of our Silicon Technologies group, responsible for designing and manufacturing our next-generation, high-performance, power-efficient processor, system-on-chip (SoC).You will ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by...
-
Principal Verification Engineer
4 weeks ago
Santa Clara, California, United States NVIDIA Full timeNVIDIA Job OpportunityNVIDIA is seeking a skilled verification engineer to join our team. As a verification engineer, you will play a crucial role in ensuring the quality and reliability of our CPU products.Key Responsibilities:Design and implement random test generation tools for NVIDIA's CPU roadmapDrive quality initiatives through verification...
-
Design Verification Engineer
2 weeks ago
Santa Clara, United States Fraank System Full timeArchitect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. Develop test plans and coverage metrics from specifications and writing block and chip-level tests. Create PERL/Python scripts to automate creating verification environments, tests...
-
SOC Verification Engineer
1 month ago
Santa Clara, California, United States HCLTech Full time{"h1": "SOC Verification Engineer at HCLTech", "p": "We are seeking a highly skilled SOC Verification Engineer to join our team at HCLTech. As a SOC Verification Engineer, you will be responsible for verifying the functionality and performance of complex System-on-Chip (SoC) designs.Key Responsibilities:* Verify ASIC designs using SystemVerilog and C/C++...
-
Senior Verification Engineer
4 weeks ago
Santa Clara, California, United States NVIDIA Full timeNVIDIA is seeking a talented Verification Engineer to join our Emulation division.We are a world-renowned division known for groundbreaking technology and innovation. Our team is passionate about pushing the boundaries of what is possible with GPU technology.What you will be doing:Support multiple emulation environments using the latest emulation techniques,...
-
Design Verification Engineer
5 days ago
santa clara, United States Wipro Full timeTitle: Design Verification Engineer Duration: Full TimeLocation: Santa Clara, CADescription :Experience in pre-silicon RTL Verification /IP Verification / SOC verification. Experience in verification domain (block-level, chip-level, and system-level verification) and verification methodologies. Working knowledge of System Verilog and UVM. Working Knowledge...
-
Senior Verification Engineer
1 month ago
Santa Clara, California, United States NVIDIA Full timeNVIDIA Emulation Division Job OpportunityWe are seeking a skilled Verification Engineer to join our Emulation division at NVIDIA. Our team is renowned for pioneering groundbreaking technology and is committed to fostering a diverse work environment.Key Responsibilities:Support multiple emulation environments using advanced techniques, including C/C++ DPI...
-
Systems Verification Engineer
7 days ago
Santa Clara, California, United States Kelly Services Full timeJob Title: Systems Verification EngineerAbout the Role:Kelly Services is seeking a skilled Systems Verification Engineer to join our team. As a Systems Verification Engineer, you will be responsible for developing and executing system tests, prototype and integrate test equipment, and document test protocols, fixtures, and reports for the Surgical Robotics...
-
Design Verification Engineer
1 month ago
Santa Clara, California, United States Renesas Full timeJob Title: Design Verification EngineerWe are seeking a highly skilled Design Verification Engineer to join our team at Renesas. As a key member of our design verification team, you will be responsible for ensuring the quality and reliability of our digital products.Key Responsibilities:Develop and implement verification environments using System-Verilog and...
-
Design Verification Engineer
3 weeks ago
Santa Clara, California, United States Renesas Full timeJob Title: Design Verification EngineerWe are seeking a highly skilled Design Verification Engineer to join our team at Renesas. As a key member of our design verification team, you will be responsible for ensuring the quality and reliability of our digital products.Key Responsibilities:Develop and implement verification environments using System-Verilog and...
-
Design Verification Engineer
4 weeks ago
Santa Clara, United States PDDN Inc Full timeRole: Design Verification EngineerLocation: Santa Clara, CAInterview Process: Phone/VideoEmployment Type: Contract Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. Develop test plans and coverage metrics from specifications and...
Verification Engineer
2 months ago
The successful candidate will contribute to the verification and validation of FPGA cores and related ASIC subsystems implemented in modern FPGA technology nodes (7nm and below). Responsibilities include the following: Verify ASIC logic subsystems developed for high-speed networking and data center applications for inclusion in modern FPGAs Define, draft and review verification documents and test plans in collaboration with the design team Create automated processes for both block- and system-level development and verification Implement functional coverage and enhance the testbench to ensure coverage closure Contribute to customer deliverables related to verification and device modeling Collaborate with internal and external team members on architectural decisions, development flows and methodologies Contribute to device bring-up and post-silicon validation Required Skills Experience with modern pre-silicon verification techniques, especially including SystemVerilog, UVM, constraint-random and functional coverage methodologies Complete understanding of verification life cycle and ability to create and execute comprehensive verification plans Working knowledge of AXI, PCIe, CXL, Ethernet, DDR, or HBM Experience with scripting languages such as Python, Tcl, or Perl Strong technical writing and communication (verbal) skills Preferred Skills Knowledge and familiarity with FPGA design flows including FPGA synthesis, place and route, timing closure, and debug tools Education and Experience A minimum of 7 years of experience. Bachelor or Master’s degree in Computer or Electrical Engineering. #J-18808-Ljbffr