Physical Design Engineer

2 days ago

San Jose CA United States Cisco Systems, Inc. Full time

The application window is expected to close on 11/30/2024

This is an onsite role and will require working out of the Milpitas/San Jose office location.



Who We Are

The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry.


Who You'll Work With

You will be in the Silicon One development organization as an ASIC Implementation Technical Lead in San Jose, CA with a primary focus on Design-for-Test. You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive DFT requirements early in the design cycle. As a member of this team you will also be involved in crafting groundbreaking next generation networking chips. You will help lead to drive the DFT and quality process through the entire Implementation flow and post silicon validation phases with additional exposure to physical design signoff activities.


What You'll Do

You will be part of ASIC physical design Team which is responsible for full Chip physical implementation from RTL to GDSII. As Physical Verification Engineer your main responsibilities will include:

  • Perform full chip DRC/LVS/ERC/ANT checks, review and debug the issues, provide solutions and ensure signoff clean results
  • Work with block and top level implementation teams to understand physical aspects and feedback on necessary updates
  • Work closely with block and TOP level physical implementation, IP development teams and to resolve PV issues and address to proper owners
  • Deploy and improve physical verification flows and methodologies. Develop custom check as per need for verification robustness
  • Support block and TOP implementation teams to solve local PV issues

Minimum Qualifications:

  • BS/MS in Electrical Engineering or Computer Science, with 7+ year minimum of hands-on experience in ASIC implementation and Physical verification
  • Prior experience in deep submicron CMOS technologies
  • Prior experience with physical verification (DRC, LVS, ERC, ANT), debug and solution
  • Prior experience in one of the scripting languages (Python, Tcl, Skill)

Preferred Qualifications:

  • Tapeout Experience on 7nm nodes and below
  • Prior experience working with semiconductor foundries on installation, and maintenance of process design kits (PDKs) for SOC physical design teams
  • 7+ years of experience working with block or full chip physical verification and/or owning Physical Verification CAD flow development and support
  • Previous work experience working with Package and floorplan teams to define padring and bump-map design
  • Background in industry-standard physical verification EDA tools



Why Cisco

#WeAreCisco - We connect everything: people, processes, data, and things. We innovate everywhere, taking bold risks to shape the technologies that give us smart cities, connected cars, and handheld hospitals. And we do it in style with unique personalities who aren't afraid to change the way the world works, lives, plays and learns.

We are thought leaders, tech geeks, pop culture aficionados, and we even have a few purple haired rock stars. We celebrate the creativity and diversity that fuels our innovation. We are dreamers and we are doers.

RequiredPreferredJob Industries
  • Other

  • Physical Design Engineer

    4 weeks ago

    San Jose, CA, United States Advanced Technology Search Full time

    Our client is a leading maker of ASIC technology for wireless infrastructure, cloud computing, machine learning, and networking. They develop advanced technologies in the industry in areas such as 2.5D and 3D interconnects. They are currently looking for a Physical Design Engineer who will have experience with physical layout skills to develop next...

  • Physical Design Engineer

    4 weeks ago

    San Jose, CA, United States Cisco Systems, Inc. Full time

    The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed. Your Impact As a physical design engineer you will be...

  • Physical Design Engineer

    4 weeks ago

    San Jose, CA, United States Cisco Systems, Inc. Full time

    The application window is expected to close on 11/30/2024. This is an onsite role and will require working out of the Milpitas/San Jose office location. Who We Are The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for...

  • Sr Physical Design Engineer

    4 weeks ago

    San Jose, CA, United States Encore Semi Llc Full time

    Job Title: Senior Physical Design Engineer Full-time: W2 Hourly + Benefits + Bonuses / Contractor Work Status: US Citizen / US Permanent Resident Location: San Diego CA Senior Physical Design Engineer As a Senior Digital Physical Design Engineer, you will work as a team member on block level and chip level physical design tasks. You will perform P&R...

  • Physical Design Engineering Lead

    4 weeks ago

    San Jose, CA, United States Cisco Systems, Inc. Full time

    Application Window Expected to close 12/20/24 Meet the Team The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being...

  • Design Engineer Intern

    4 weeks ago

    San Jose, CA, United States Cadence Design Systems Full time

    At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. The Cadence Silicon Solutions Group (SSG) develops industry-leading Digital IP (Intellectual Property), from RISC-V processor cores to DSPs to Memory Controllers and IO solutions. Our configurable and extensible IP solutions are poised to meet the...

  • Hardware Design Engineering Expert

    1 month ago

    San Jose, California, United States Cadence Design Systems Full time

    We are seeking a seasoned Hardware Design Engineer to join our team at Cadence Design Systems. This is a critical role that requires a strong technical background in electrical engineering and hardware design.About the RoleAs a Principal Hardware Design Engineer, you will be responsible for designing, developing, and sustaining high-performance hardware...

  • Physical Design Engineer

    2 months ago

    San Jose, United States Cisco Systems, Inc. Full time

    The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed.Your ImpactAs a physical design engineer you will be...

  • Physical Design Engineer

    19 hours ago

    San Jose, United States Intelliswift Software Full time

    ASIC Physical Design EngineerFull TimeSunnyvale, California or Austin, Texas - OnsiteNote: No hybrid or remoteJob Description & Skill RequirementThe role requires individuals with experience in backend implementation from Netlist to GDSII in low power and high-performance designs to build efficient System on Chip (SoC) and IP for data center...

  • Physical Design Engineer

    2 months ago

    San Jose, United States Cisco Systems, Inc. Full time

    The application window is expected to close on 11/30/2024.This is an onsite role and will require working out of the Milpitas/San Jose office location.Who We AreThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and...

  • Physical Design Engineer

    1 month ago

    San Jose, United States Cisco Systems Full time

    The application window is expected to close on 11/30/2024This is an onsite role and will require working out of the Milpitas/San Jose office location.Who We AreThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and...

  • Physical Design Engineer

    4 weeks ago

    Cupertino, CA, United States Tbwa ChiatDay Inc Full time

    Etched is building AI chips that are hard-coded for individual model architectures. Our first product (Sohu) only supports transformers, but has an order of magnitude more throughput and lower latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep...

  • Physical Design Engineer

    1 day ago

    San Jose, United States Cisco Systems, Inc. Full time

    The application window is expected to close on 11/30/2024This is an onsite role and will require working out of the Milpitas/San Jose office location.Who We Are The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and...

  • Physical Design Engineer

    3 weeks ago

    San Jose, United States Cisco Systems, Inc. Full time

    The application window is expected to close on 11/30/2024This is an onsite role and will require working out of the Milpitas/San Jose office location.Who We Are The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco‘s core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises...

  • Senior Physical Design Engineer

    1 day ago

    San Jose, United States Mirafra Technologies Full time

    We need highly skilled Physical Design engineers who have experience with Synopsys 3D IC Compiler or Cadence Integrity 3D IC for enabling high-speed chip implementations, reducing power, increasing performance and optimizing silicon area. The candidate will have good knowledge of 3D/2.5D Silicon Design & packaging with good understanding of Implementation,...

  • Senior Physical Design Engineer

    19 hours ago

    San Jose, United States Mirafra Technologies Full time

    We need highly skilled Physical Design engineers who have experience with Synopsys 3D IC Compiler or Cadence Integrity 3D IC for enabling high-speed chip implementations, reducing power, increasing performance and optimizing silicon area. The candidate will have good knowledge of 3D/2.5D Silicon Design & packaging with good understanding of Implementation,...

  • Sr Physical Design Engineer

    2 months ago

    San Jose, United States Encore Semi Llc Full time

    Job Title: Senior Physical Design Engineer Full-time: W2 Hourly + Benefits + Bonuses / Contractor Work Status: US Citizen / US Permanent Resident Location: San Diego CA Senior Physical Design Engineer As a Senior Digital Physical Design Engineer, you will work as a team member on block level and chip level physical design tasks. You will perform P&R...

  • Senior Physical Design Engineer

    1 day ago

    San Jose, United States Capgemini Engineering Full time

    Job Role: Physical Design (Synthesis) EngineerJob Location : San Jose CA Job DescriptionAt least 7+ years of experience in ASIC/SOC project design and developmentHands on with Cadence tools, DFT flow & physical aware flowPrior experience of synthesizing high speed designs (

  • Senior Physical Design Engineer

    2 months ago

    San Jose, United States Capgemini Engineering Full time

    Job Role: Physical Design (Synthesis) EngineerJob Location : San Jose CA Job DescriptionAt least 7+ years of experience in ASIC/SOC project design and developmentHands on with Cadence tools, DFT flow & physical aware flowPrior experience of synthesizing high speed designs (

  • Architectural Design Engineer Position for Sustainable Environments

    4 weeks ago

    San Jose, California, United States LPA Design Studios Full time

    Company OverviewLPA Design Studios is a multidisciplinary design firm with offices in California and Texas, dedicated to creating innovative and sustainable environments that work better, do more with less, and improve people's lives.SalaryThe salary range for this position is $72,000 - $99,000, with an annual bonus opportunity. We believe in pay equity and...