Physical Design Engineer

2 days ago

San Jose, United States Intelliswift Software Full time

ASIC Physical Design Engineer

Full Time

Sunnyvale, California or Austin, Texas - Onsite

Note: No hybrid or remote


Job Description & Skill Requirement

The role requires individuals with experience in backend implementation from Netlist to GDSII in low power and high-performance designs to build efficient System on Chip (SoC) and IP for data center applications.

  1. Block level floorplanning and physical design activities for one or more blocks.
  2. Block level physical design includes floorplan, power plan, placement, CTS, timing analysis, and route optimization.
  3. Signoff timing and physical verification closure.
  4. As part of the block level implementation, you will need to ensure the floorplan is optimal, congestion issues are resolved, and timing is under control at every stage from synthesis, placement, CTS, and route stages.
  5. Signoff tasks include Timing closure with crosstalk and OCV under Multi-Mode
  6. Multi-corner conditions, Noise signoff, Physical verification including LVS, DRC, Antenna, and IR closure.
  7. Flow development/automation


Qualification

  1. Minimum Qualifications
  2. Hands-on tape-out experience performing timing and physical verification closure on 5nm FinFET TSMC process or similar/lower technology nodes
  3. Hands-on experience with block level physical design (Floorplanning to GDSII)
  4. Experience with SoC level integration (multiple blocks, SoC floorplan, clocking, and timing analysis) preferred
  5. Expertise in Cadence (Innovus) P&R, Synopsys PrimeTime/StarRC/ICV, Ansys Redhawk, and Mentor Graphics Caliber EDA tools
  6. Proficiency in scripting languages, such as Makefiles, Tcl, Unix Shell, Python
  7. Hands-on experience in writing scripts to improve or develop flow from scratch
  8. Solid engineering understanding of the underlying concepts of IC design, implementation flows, and methodologies for deep submicron design
  9. 10+ years industry experience, BS EE


Preferred Qualifications

  1. Experience in full chip floor planning, partitioning, budgeting, and power grid planning.
  2. Experience with low power implementation, power gating, multiple voltage rails, UPF/CPF knowledge.
  3. Experience in planning, implementing, and analyzing high-speed clock distribution networks. Experience with alternate strategies for clock distribution, including standard trees, mesh, H-Tree, and clock power reduction techniques.
  4. Knowledge of static timing analysis and concepts, defining timing constraints and exceptions, corners/voltage definitions.
  5. Knowledge of Circuit design, device physics, and deep sub-micron technology.
  6. Experience in the physical design of data-path intensive designs.
  7. Experience in the 3D-IC technology, methodology, and advanced packaging.
  8. Experience in validating Power Distribution Network (PDN), IR/EM, Thermals for 3D-IC.

  • Hardware Design Engineering Expert

    1 month ago

    San Jose, California, United States Cadence Design Systems Full time

    We are seeking a seasoned Hardware Design Engineer to join our team at Cadence Design Systems. This is a critical role that requires a strong technical background in electrical engineering and hardware design.About the RoleAs a Principal Hardware Design Engineer, you will be responsible for designing, developing, and sustaining high-performance hardware...

  • Physical Design Engineer

    2 months ago

    San Jose, United States Cisco Systems, Inc. Full time

    The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed.Your ImpactAs a physical design engineer you will be...

  • Physical Design Engineer

    2 months ago

    San Jose, United States Cisco Systems, Inc. Full time

    The application window is expected to close on 11/30/2024.This is an onsite role and will require working out of the Milpitas/San Jose office location.Who We AreThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and...

  • Physical Design Engineer

    2 months ago

    San Jose, United States Cisco Systems Full time

    The application window is expected to close on 11/30/2024This is an onsite role and will require working out of the Milpitas/San Jose office location.Who We AreThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and...

  • Physical Design Engineer

    3 weeks ago

    San Jose, United States Cisco Systems, Inc. Full time

    The application window is expected to close on 11/30/2024This is an onsite role and will require working out of the Milpitas/San Jose office location.Who We Are The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco‘s core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises...

  • Physical Design Engineer

    2 days ago

    San Jose, United States Cisco Systems, Inc. Full time

    The application window is expected to close on 11/30/2024This is an onsite role and will require working out of the Milpitas/San Jose office location.Who We Are The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and...

  • Senior Physical Design Engineer

    2 days ago

    San Jose, United States Mirafra Technologies Full time

    We need highly skilled Physical Design engineers who have experience with Synopsys 3D IC Compiler or Cadence Integrity 3D IC for enabling high-speed chip implementations, reducing power, increasing performance and optimizing silicon area. The candidate will have good knowledge of 3D/2.5D Silicon Design & packaging with good understanding of Implementation,...

  • Senior Physical Design Engineer

    2 days ago

    San Jose, United States Mirafra Technologies Full time

    We need highly skilled Physical Design engineers who have experience with Synopsys 3D IC Compiler or Cadence Integrity 3D IC for enabling high-speed chip implementations, reducing power, increasing performance and optimizing silicon area. The candidate will have good knowledge of 3D/2.5D Silicon Design & packaging with good understanding of Implementation,...

  • Sr Physical Design Engineer

    2 months ago

    San Jose, United States Encore Semi Llc Full time

    Job Title: Senior Physical Design Engineer Full-time: W2 Hourly + Benefits + Bonuses / Contractor Work Status: US Citizen / US Permanent Resident Location: San Diego CA Senior Physical Design Engineer As a Senior Digital Physical Design Engineer, you will work as a team member on block level and chip level physical design tasks. You will perform P&R...

  • Senior Physical Design Engineer

    2 days ago

    San Jose, United States Capgemini Engineering Full time

    Job Role: Physical Design (Synthesis) EngineerJob Location : San Jose CA Job DescriptionAt least 7+ years of experience in ASIC/SOC project design and developmentHands on with Cadence tools, DFT flow & physical aware flowPrior experience of synthesizing high speed designs (

  • Senior Physical Design Engineer

    2 months ago

    San Jose, United States Capgemini Engineering Full time

    Job Role: Physical Design (Synthesis) EngineerJob Location : San Jose CA Job DescriptionAt least 7+ years of experience in ASIC/SOC project design and developmentHands on with Cadence tools, DFT flow & physical aware flowPrior experience of synthesizing high speed designs (

  • Architectural Design Engineer Position for Sustainable Environments

    1 month ago

    San Jose, California, United States LPA Design Studios Full time

    Company OverviewLPA Design Studios is a multidisciplinary design firm with offices in California and Texas, dedicated to creating innovative and sustainable environments that work better, do more with less, and improve people's lives.SalaryThe salary range for this position is $72,000 - $99,000, with an annual bonus opportunity. We believe in pay equity and...

  • Principal Hardware Design Engineer

    1 month ago

    San Jose, United States Cadence Design Systems Full time

    Principal Hardware Design Engineer - Palladium and ProtiumApply locations SAN JOSE time type Full time posted on Posted Yesterday time left to apply End Date: December 31, 2025 (30+ days left to apply) job requisition id R48164At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.Cadence is the leader in...

  • Physical Design Engineering Lead

    3 weeks ago

    San Jose, United States Cisco Systems, Inc. Full time

    Application Window: Expected to close 12/20/24.Meet the TeamThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being...

  • Acceler8 Talent | Physical Design Engineer

    4 days ago

    san jose, United States Acceler8 Talent Full time

    Physical Design EngineerHow has GenerativeAI changed the way data center infrastructure is built and scaled? How can a new interconnect architecture reduce bottlenecks in hyper-distributed systems? If you're passionate about building ground-breaking products to connect and move data across AI infrastructure, this opportunity might be for you! Acceler8 Talent...

  • Senior ASIC Physical Design Engineer

    6 days ago

    San Jose, California, United States TSMC - Taiwan Semiconductor Manufacturing Company Limited Full time

    Senior ASIC Physical Design EngineerOverview of Role:We are seeking an experienced Senior ASIC Physical Design Engineer to join our Advanced Chip Implementation team at our San Jose Design Center, CA. As a key member of our team, you will be responsible for the entire physical implementation flow from RTL-to-GDS, including floorplan, place and route, CTS,...

  • High-Speed Interface Design Engineer Intern

    6 days ago

    San Jose, California, United States Cadence Design Systems Full time

    Job DescriptionWe are looking for a highly skilled High-Speed Interface Design Engineer Intern to join our team at Cadence Design Systems. As an intern, you will work closely with our experienced engineers to develop and validate high-performance digital systems. Your responsibilities will include:* Performing modeling and simulation of high-speed interface...

  • Lead Physical Design Engineer

    3 weeks ago

    San Jose, United States Cisco Systems, Inc. Full time

    Application Window Expected to close 12/20/24.Meet the TeamThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco‘s core Switching, Routing, and Wireless products. Come join us and take part in shaping Cisco‘s ground-breaking solutions by designing, developing and testing some of the most complex ASICs being...

  • Physical Design Engineering Lead

    4 weeks ago

    San Jose, United States Cisco Systems, Inc. Full time

    Application Window Expected to close 12/20/24Meet the TeamThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being...

  • Physical Design Engineering Lead

    3 weeks ago

    San Jose, United States Cisco Full time

    Application Window Expected to close 12/20/24.Meet the TeamThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being...