SIPI Architect for High-Speed SerDes

2 days ago


San Francisco, United States Apple Inc. Full time

San Francisco Bay Area, California, United States Hardware In this position, you will work with the team that develops SoCs. In this high-impact role, you will define and own the end-to-end signal and power integrity strategy for cutting-edge high speed SerDes. You will be responsible for ensuring robust interconnect performance from silicon to system. This position requires deep expertise in leading-edge SerDes technologies (224G+), modern interconnect protocols, and system-level co-design. Description As the SIPI Architect, you will define and own the end-to-end signal and power integrity architecture for high-speed SerDes interconnects. You will guide technical direction across various teams, lead system-level trade-off analyses, and ensure design robustness through advanced modeling and validation. Responsibilities Define and own the end-to-end SIPI (Signal and Power Integrity) architecture and strategy for cutting-edge high-speed SerDes links. Drive the technical direction and build consensus across cross-functional teams, including circuit design, packaging, system hardware, and validation, to deliver robust interconnect solutions. Lead system-level trade-off analysis to optimize interconnect performance, power, and cost across silicon, package, and system levels. Influence Apple's technology roadmap by providing expert guidance on future interconnect technologies, advanced packaging, and system-level co-design. Ensure robust interconnect design and performance by overseeing comprehensive modeling, simulation (statistical and time-domain), and silicon correlation. Develop and champion next-generation SIPI methodologies and best practices to guide design and analysis. Minimum Qualifications BS and 20 +years of relevant industry experience. Preferred Qualifications MS or PhD in Electrical Engineering or a related field with 20+ years of relevant industry experience. Deep expertise in system-level SIPI for high-speed SerDes (112G/224G and beyond). Proven experience architecting solutions for high-performance interconnects using standards such as Ethernet, PCIe, UAL and CXL. Expert in end-to-end channel modeling and link budget analysis, including statistical (e.g., COM) and time-domain simulation. In depth understanding of SerDes TX/RX equalization techniques, clocking and power delivery trade-offs. Experience leading cross-functional teams and driving technical consensus across silicon architecture, circuit design, packaging and system hardware groups. Experience designing interconnects for large-scale systems such as those in data center or high-performance computing (HPC) environments. Familiarity with emerging interconnect technologies, including co-packaged optics (CPO), and advanced packaging (e.g., 2.5D/3D integration). Familiarity with system-level power integrity (PDN) and thermal co-design for large-scale, high-power ASICs. At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $257,400 and $386,300, and your base pay will depend on your skills, qualifications, experience, and location. Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits. Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program. Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant. Apple accepts applications to this posting on an ongoing basis. #J-18808-Ljbffr



  • San Francisco, United States Apple Inc. Full time

    San Francisco Bay Area, California, United States Hardware In this position, you will work with the team that develops SoCs. In this high-impact role, you will define and own the end-to-end signal and power integrity strategy for cutting-edge high speed SerDes. You will be responsible for ensuring robust interconnect performance from silicon to system. This...


  • San Francisco, United States Apple Inc. Full time

    A leading tech company located in San Francisco is seeking a SIPI Architect to define and own the signal and power integrity strategy for high-speed SerDes interconnects. You will drive technical direction across teams, and perform system-level trade-off analyses to enhance design performance. The ideal candidate has over 10 years of industry experience and...


  • San Francisco, United States Apple Inc. Full time

    A leading technology company in San Francisco seeks an experienced SIPI Architect to define and own the signal and power integrity strategy for high-speed SerDes. Candidates should have 20+ years of relevant experience in electrical engineering, demonstrating deep expertise in SerDes technologies. The role requires leading analysis across cross-functional...


  • San Jose, United States Credo Semiconductor, Inc. Full time

    A leading semiconductor company is seeking a DSP System Architect to optimize digital signal processing architectures for high-speed SerDes transceivers. The role involves defining system-level architecture and collaborating with teams to develop DSP solutions. Ideal candidates will have a Master's degree or PhD in Electrical Engineering and experience in...


  • San Francisco, United States PageBolt WordPress Full time

    A leading tech company in San Francisco is seeking an experienced Analog/RF IC Designer to develop high-speed SerDes interfaces. This role involves defining and verifying cores that exceed 25Gb/s, and mentoring junior engineers. Candidates should have 7+ years in high-speed design and a Bachelor's degree in Electrical Engineering. Competitive compensation...


  • San Francisco, United States Flux Computing Full time

    Senior / Staff Analog Design Engineer - High Speed SerDes 4 days ago Be among the first 25 applicants The Role We are seeking an experienced Analog /RF IC designer to architect, implement and productise the multi‑lane, multi‑standard SerDes (serialiser / deserialiser) interfaces that move data in and out of the OTPU at tens of gigabits per second per...


  • San Francisco, United States Flux Computing Full time

    A semiconductor firm in San Francisco seeks a Senior / Staff Analog Design Engineer to innovate SerDes interfaces for high-speed data transfer. The role includes designing high-speed circuits, mentoring, and collaborating with cross-disciplinary teams. Candidates should have over 7 years of experience in high-speed IC design, along with strong...


  • San Francisco, United States PageBolt WordPress Full time

    The Role We are seeking an experienced Analog /RF IC designer to architect, implement and productise the multi‑lane, multi‑standard SerDes (serialiser / deserialiser) interfaces that move data in and out of the OTPU at tens of gigabits per second per lane. You will own both transmit and receive paths—equalisers, CDRs, drivers, samplers and clocking...


  • San Francisco, United States Apple Inc. Full time

    A leading tech company in San Francisco is seeking talented Analog Mixed-Signal designers to join their high-speed SerDes team. The role involves working on high-performance wireline transceivers and requires a Bachelor’s degree and understanding of analog mixed-signal design. Competitive salary range is $126,800 to $190,900, alongside benefits including...


  • San Francisco, CA, United States Flux Full time

    The Role Applying for this role is straight forward Scroll down and click on Apply to be considered for this position. We are seeking an experienced Analog /RF IC designer to architect, implement and productise the multi‑lane, multi‑standard SerDes (serialiser / deserialiser) interfaces that move data in and out of the OTPU at tens of gigabits per second...