Senior / Staff Analog Design Engineer - High Speed SerDes

2 days ago


San Francisco, United States PageBolt WordPress Full time

The Role We are seeking an experienced Analog /RF IC designer to architect, implement and productise the multi‑lane, multi‑standard SerDes (serialiser / deserialiser) interfaces that move data in and out of the OTPU at tens of gigabits per second per lane. You will own both transmit and receive paths—equalisers, CDRs, drivers, samplers and clocking assist blocks—while ensuring robust operation over challenging channels and across multiple aggregated lanes. Your designs will be central to realising Flux’s multi‑terabit‑per‑second optical fabric. Responsibilities Define, design and verify SerDes cores operating at >25Gb/s‑per‑lane, including TX FIR/DFE equalisation, CTLE/FFE receivers, decision‑feedback paths, and high‑linearity output drivers. Develop adaptive clock‑data‑recovery (CDR) loops and multi‑lane deskew / phase‑alignment schemes that achieve < 200 fs rms additive jitter and < 5 ps lane‑to‑lane skew. Model channel losses (PCB, package, fibre) and work with signal‑integrity engineers to co‑optimise link budgets, impedance control and return‑loss targets. Partner tightly with analog designers photonic, packaging, and digital micro‑architecture teams to integrate SerDes IP into large chiplets and optical transceiver modules. Mentor junior engineers, conduct rigorous design reviews, and establish best‑practice flows for high‑speed mixed‑signal design, verification and lab characterisation. Skills & Experience 7 + years of industry experience designing production high‑speed SerDes, multi‑GHz CDRs, or comparable mixed‑signal I/O macros in advanced CMOS nodes. Demonstrated success taping out > 56 Gb/s links meeting BER < 10‑12, stringent jitter masks and channel compliance specs. Deep understanding of link‑level signal‑integrity, phase noise, adaptive equalisation, clock multiplication and on‑chip calibration techniques. Mastery of state‑of‑the‑art EDA flows: behavioral modeling (Verilog‑A/AMS, IBIS‑AMI), transient / S‑parameter simulation, EM extraction, and mixed‑signal verification. Strong measurement skills: high‑speed probing, BERT eye‑diagramming, de‑embedding, PRBS and compliance testing. Bachelor’s degree in Electrical Engineering or related field (Master’s / PhD preferred). Excellent cross‑disciplinary communication, problem‑solving aptitude, and a proven ability to deliver in fast‑moving, innovation‑driven environments. A portfolio of patents, publications or open‑source contributions that highlights creative SerDes or high‑speed analog design insight. Compensation & Benefits $194,000 – $270,000, depending on experience, skills, and location. Competitive stock options, you’re not just part of the journey, you will own a piece of it. Live within 45 minutes of the office? Perfect. Live within 20 minutes? We’ll add an extra location bonus to your salary. We offer financial and operational relocation support (US and abroad), through a dedicated third‑party provider who is on hand to make your move as seamless as possible. We offer visa sponsorship so if we make you an offer we will make every reasonable effort to secure you a visa, but we may not be able to sponsor visas for every role and candidate. We’re in the process of setting up a US group policy once we have 5+ employees. In the meantime, we’re providing a health insurance stipend of $800/month to offset costs. Once the group policy is live, Flux will cover 100% of the employee premium, and offer options like dental, vision and life insurance with an aim to remain competitive among Austin tech and start up employers. We offer US employees access to a 401(k) retirement savings plan and we plan to introduce an employer match in line with tech market norms (commonly in the 4-5% range). Our goal is to keep our retirement benefits competitive while we scale. Top of the line, high-spec tech for everyone. Sony noise‑cancelling headphones and ergonomic setups to keep you comfortable and focused. Personal company card to spend on tools that help you do your job - like ChatGPT Pro or anything else that boosts your workflow. Periodic travel to London HQ and regular team socials. 33 days of paid time off (PTO), including US federal holidays. Due to U.S. export control regulations, candidates’ eligibility to work at Flux depends on their most recent citizenship or permanent residency status. We are generally unable to consider applicants whose most recent citizenship or permanent residence is in certain restricted countries (currently including Iran, North Korea, Syria, Cuba, Russia, Belarus, China, Hong Kong, Macau, and Venezuela). Applicants who have subsequently obtained citizenship or permanent residency in another country not subject to these restrictions may still be eligible. We do not accept unsolicited CVs from recruitment agencies, will not be liable for any fees, and prohibit unauthorised use of our company name in recruitment activities. #J-18808-Ljbffr



  • San Francisco, United States Flux Computing Full time

    Senior / Staff Analog Design Engineer - High Speed SerDes 4 days ago Be among the first 25 applicants The Role We are seeking an experienced Analog /RF IC designer to architect, implement and productise the multi‑lane, multi‑standard SerDes (serialiser / deserialiser) interfaces that move data in and out of the OTPU at tens of gigabits per second per...


  • San Francisco, United States Flux Computing Full time

    A semiconductor firm in San Francisco seeks a Senior / Staff Analog Design Engineer to innovate SerDes interfaces for high-speed data transfer. The role includes designing high-speed circuits, mentoring, and collaborating with cross-disciplinary teams. Candidates should have over 7 years of experience in high-speed IC design, along with strong...


  • San Francisco, CA, United States Flux Computing Full time

    Senior / Staff Analog Design Engineer - High Speed SerDes The Role We are seeking an experienced Analog /RF IC designer to architect, implement and productise the multilane, multistandard SerDes (serialiser / deserialiser) interfaces that move data in and out of the OTPU at tens of gigabits per second per lane. You will own both transmit and receive...


  • San Jose, United States Credo Semiconductor, Inc. Full time

    An innovative firm is seeking a Staff Analog Design Engineer to enhance their R&D team, focusing on high-speed SerDes technology. This role is pivotal in driving complex analog circuit designs from concept to production with minimal supervision. The ideal candidate will possess a strong technical background and leadership skills, ensuring that...


  • San Francisco, CA, United States Flux Full time

    The Role Applying for this role is straight forward Scroll down and click on Apply to be considered for this position. We are seeking an experienced Analog /RF IC designer to architect, implement and productise the multi‑lane, multi‑standard SerDes (serialiser / deserialiser) interfaces that move data in and out of the OTPU at tens of gigabits per second...


  • San Jose, United States The Association of Technology, Management and Applied Engineering Full time

    A global technology leader in California is seeking a Senior Staff Engineer for Serdes Layout Design. The role demands significant expertise in high-speed analog layout, including the design of complex analog circuits. Candidates should have 10+ years of experience and be familiar with sub-micron technologies. This position includes competitive pay ranging...


  • San Jose, United States Cadence Full time

    A leading technology firm in San Jose is looking for a Principal Design Engineer specializing in SerDes design. The role requires at least 7 years of experience in CMOS SerDes or high-speed I/O IC design and development. Responsibilities include designing and verifying analog/mixed signal IC circuit blocks. The position offers a competitive salary ranging...


  • San Jose, CA, United States The Association of Technology, Management and Applied Engineering Full time

    A global technology leader in California is seeking a Senior Staff Engineer for Serdes Layout Design. The role demands significant expertise in high-speed analog layout, including the design of complex analog circuits. Candidates should have 10+ years of experience and be familiar with sub-micron technologies. This position includes competitive pay ranging...


  • San Jose, United States Cadence Design Systems, Inc. Full time

    A leading electronic design automation company in California is seeking a Principal Analog IC Designer to develop analog/mixed signal IC circuit blocks. The ideal candidate should have at least 7 years of experience in high-speed I/O IC design and familiarity with various SerDes standards. This position offers a competitive salary ranging from $154,000 to...


  • San Jose, United States Broadcom Full time

    Job Title High Speed SerDes DSP RTL Designer Location Sunnyvale, CA Senior level Mid-Senior level Employment type Full-time Job function Engineering and Information Technology Industries Semiconductor Manufacturing Qualifications MS or PhD in Electrical Engineering or Computer Engineering with 6+ years of experience in high‑speed ADC based SerDes RTL...