Current jobs related to ASIC Physical Design Engineer, Proto - San Jose - LIV Design Collective LLC


  • San Jose, California, United States Cadence Design Systems Full time

    About the RoleCadence Design Systems is seeking a highly skilled ASIC Design Engineer to join our Palladium ASIC development team. As a key member of this team, you will be responsible for designing and developing complex ASICs that enable our customers to create revolutionary products and experiences.Key ResponsibilitiesDesign and develop complex ASICs...


  • San Jose, California, United States Cadence Design Systems Full time

    Job SummaryCadence Design Systems is seeking a highly skilled Senior ASIC Design Engineer to join our team. As a key member of our Palladium emulation platform team, you will be responsible for designing and developing high-performance ASICs that enable our customers to create revolutionary products and experiences.Key ResponsibilitiesDesign and develop...


  • San Jose, California, United States Cadence Design Systems Full time

    About the RoleCadence Design Systems is seeking a highly skilled Senior ASIC Design Engineer to join our Palladium ASIC development team.The successful candidate will be responsible for designing and developing complex ASICs for the Palladium emulation platform, which is a leading-edge emulation platform used by top semiconductor industries globally.The...


  • San Jose, California, United States Mirafra Technologies Full time

    Job Title: Lead Physical DesignMirafra Technologies is seeking a highly skilled Lead Physical Design Engineer to join our team.Job SummaryWe are looking for a seasoned physical design engineer to lead our ASIC design methodologies and contribute to the development of innovative design tools. The ideal candidate will have a strong background in digital...


  • San Jose, California, United States US Tech Solutions Full time

    Job Title: ASIC/RTL Design EngineerUS Tech Solutions is seeking a highly skilled ASIC/RTL Design Engineer to join our team.About the Role:We are looking for a talented engineer to design and implement complex digital circuits, including micro-architecture documentation and block-level design. The ideal candidate will have a strong background in ASIC design,...


  • San Jose, California, United States Triton R&D Consulting, LLC Full time

    Job Title: Principal ASIC Design EngineerJob Summary:We are seeking a highly skilled Principal ASIC Design Engineer to lead our front to back design efforts. As an expert in ASIC design, you will be responsible for establishing and maintaining synthesis, static timing analysis, and equivalency flows. You will work closely with ASIC design engineers to ensure...

  • ASIC Design Engineer

    2 weeks ago


    San Jose, California, United States Infinera Full time

    Job Title: ASIC Design EngineerJob Summary:We are seeking an experienced ASIC Design Engineer to join our team at Infinera. As an ASIC Design Engineer, you will be responsible for designing and developing large mixed signal ASICs, working closely with system architects to define control plane specifications and micro-architecture, and optimizing design size,...

  • ASIC Design Engineer

    1 month ago


    San Jose, California, United States Infinera Full time

    About the RoleWe are seeking a highly skilled ASIC Design Engineer to join our team at Infinera. As a key member of our design team, you will be responsible for developing control subsystems in large mixed signal ASICs.Key ResponsibilitiesCollaborate with system architects to define control plane specifications and micro-architecture.Design and develop RTL...

  • ASIC Design Engineer

    2 weeks ago


    San Jose, California, United States Infinera Full time

    Job Title: ASIC Design EngineerJob Summary:We are seeking an experienced ASIC Design Engineer to join our team at Infinera. The successful candidate will be responsible for designing and developing complex mixed-signal ASICs, working closely with system architects to define control plane specifications and RTL development.Key Responsibilities:Design and...


  • San Jose, California, United States Infoyogi LLC Full time

    Key ResponsibilitiesWe are seeking a highly skilled ASIC/RTL Design Engineer to join our team at Infoyogi LLC. The ideal candidate will have a strong background in digital design and a proven track record of delivering high-quality ASIC designs.Responsibilities:Design and implement logic functions to enable efficient test and debugCollaborate with...

  • Asic designers

    3 weeks ago


    San Jose, United States ZealTech, Inc. Full time

    ASIC/RTL Design Engineer - Senior (US)-AMDJP00003751Location: San Jose, CA100% onsite (4 days a week in office, Friday optional)Top 3 skills: Good understanding of SystemVerilog, analyzing existing designs and making modifications, able to understand tools used by ASIC engineers like Lint, CDC, STA, etc. - scripting is nice to haveKEY RESPONSIBILITIES: Write...


  • San Jose, United States Infoyogi LLC Full time

    Top 3 skills: Good understanding of SystemVerilog, analyzing existing designs and making modifications, able to understand tools used by ASIC engineers like Lint, CDC, STA, etc. - scripting is nice to have KEY RESPONSIBILITIES: Write micro-architecture documentation and own major portions of the design and implementation of blocks to meet functional, timing,...

  • ASIC Design Engineer

    5 months ago


    San Jose, United States Infinera Full time

    Description Title: ASIC Design Engineer Location: San Jose, CA Responsibilities · Control subsystem development in large mixed signal ASICs · Work with system architect to define control plane spec / micro-architecture and RTL development · Design size/timing/power optimization via micro-architecture/RTL/Synthesis · Layout support for...


  • San Jose, California, United States Cisco Full time

    About the RoleCisco is seeking a highly skilled Physical Design Engineer to join our Silicon One development organization in San Jose, CA. As an ASIC Implementation Technical Lead, you will be responsible for driving Design-for-Test requirements early in the design cycle and working closely with Front-end RTL teams and backend physical design teams to...


  • San Jose, California, United States Infinera Full time

    Job Title: Staff ASIC Design EngineerWe are seeking a highly skilled Staff ASIC Design Engineer to join our team at Infinera. As a key member of our design team, you will be responsible for developing and delivering high-performance ASICs that meet the needs of our customers.Responsibilities:Design and develop control subsystems in large mixed-signal...


  • San Francisco, California, United States Capgemini Full time

    Job Title: Senior ASIC Physical Design EngineerJob Summary:Capgemini is seeking a highly skilled Senior ASIC Physical Design Engineer to join our team. As a key member of our engineering team, you will be responsible for designing and implementing advanced ICs using cutting-edge technologies. Your expertise in physical design, timing closure, and signoff...


  • San Francisco, California, United States ACL Digital Full time

    Job Title: Physical Design Engineer - ASIC ExpertJob Summary: We are seeking a highly skilled Physical Design Engineer to join our team at ACL Digital. The ideal candidate will have expertise in ASIC physical design, synthesis, place-and-route, and sign-off.Key Responsibilities:* Contribute to the development of automated design methodologies for ASIC...


  • San Francisco, California, United States Capgemini Full time

    Job Title:Senior ASIC Physical Design EngineerJob Summary:Capgemini is seeking a highly skilled Senior ASIC Physical Design Engineer to join our team. As a key member of our engineering team, you will be responsible for designing and implementing advanced ASICs for various industries.Key Responsibilities:Design and implement high-performance ASICs using...


  • San Jose, California, United States Infinera Full time

    About the RoleWe are seeking a highly skilled Staff ASIC Design Engineer to join our team at Infinera. As a key member of our design team, you will be responsible for developing and delivering high-quality ASICs that meet the needs of our customers.Key ResponsibilitiesDevelop and implement control subsystems in large mixed-signal ASICsCollaborate with system...


  • San Jose, California, United States Microchip Technology Full time

    Job Title: Principal ASIC Design EngineerMicrochip Technology, Inc. is seeking a highly skilled Principal ASIC Design Engineer to join our engineering community. As a key member of our team, you will be responsible for the design, integration, and verification support of advanced ASICs and FPGAs.Key Responsibilities:Design and integrate complex ASICs and...

ASIC Physical Design Engineer, Proto

2 months ago


San Jose, United States LIV Design Collective LLC Full time
Company Description

Block is one company built from many blocks, all united by the same purpose of economic empowerment. The blocks that form our foundational teams — People, Finance, Counsel, Hardware, Information Security, Platform Infrastructure Engineering, and more — provide support and guidance at the corporate level. They work across business groups and around the globe, spanning time zones and disciplines to develop inclusive People policies, forecast finances, give legal counsel, safeguard systems, nurture new initiatives, and more. Every challenge creates possibilities, and we need different perspectives to see them all. Bring yours to Block.

Job Description

Team Overview

We believe everyone should be able to participate and thrive in the economy. We believe bitcoin plays an essential role in the future of payments and the world’s economy. We believe that the status quo of bitcoin mining does not serve the mission of the bitcoin ecosystem. So we’re building a bitcoin mining rig powered by Block designed custom ASICs. With our mining rig, we can address many issues such as the concentration of hardware supply in certain countries and incompatibility with clean energy sources.

As a senior ASIC Physical Design Engineer, you will work closely with other digital designers and mixed signal designers to develop the next generation of mining ASIC. In particular, the challenges of block level physical implementation, timing, integration, and physical verification are critical parts of this role.

We are a distributed team across the U.S. and Canada, and are hiring for a single remote position.

Our organization operates as a flat meritocracy, this role’s title is ASIC Physical Design Engineer, but other companies might call this a Technical Lead, Lead Design Engineer, Senior/Staff or Member of Technical Staff role.

Qualifications

You Will:

  • Perform block level P&R, and integration from early RTL to final tapeout

  • Work closely with logic designers on block level timing closure

  • Work closely with custom cell development

  • Improve capacity and scalability of our full chip design flows

  • Develop scripts to enhance current physical design infrastructure/methodology

  • Collaborate with teammates from different functions and time zones

You Have:

  • 10+ years of relevant experience with BSEE or Applied Science degree; 8+ years in combination with a MS degree

  • Expert in using Synopsys ICC2/Fusion Compiler and PrimeTime

  • Understanding of the full design cycle from RTL to GDSII, including chip level

  • Prior experience with custom physical design and relative placement

  • Successfully tapped out multiple chips in 5nm and below

  • Experience with all aspects of block delivery including clock, power analysis, physical verification, etc.

  • Understanding of timing constraints and timing reports

  • Strong Python/Perl/shell/tcl skills

  • Experience with Linux and or Unix and text editors

  • Ability to work effectively in a fast-paced and rapidly changing start-up environment

  • Excellent communication skills

Even better if you have experience with:

  • CPU/GPU datapath or AI processor physical design

Additional Information

Block takes a market-based approach to pay, and pay may vary depending on your location. U.S. locations are categorized into one of four zones based on a cost of labor index for that geographic area. The successful candidate’s starting pay will be determined based on job-related skills, experience, qualifications, work location, and market conditions. These ranges may be modified in the future.

Zone A: USD $198,000 - USD $297,000
Zone B: USD $184,200 - USD $276,200
Zone C: USD $174,200 - USD $261,400
Zone D: USD $164,300 - USD $246,500

To find a location’s zone designation, please refer to this resource. If a location of interest is not listed, please speak with a recruiter for additional information.

Full-time employee benefits include the following:

  • Healthcare coverage (Medical, Vision and Dental insurance)
  • Health Savings Account and Flexible Spending Account
  • Retirement Plans including company match
  • Employee Stock Purchase Program
  • Wellness programs, including access to mental health, 1:1 financial planners, and a monthly wellness allowance
  • Paid parental and caregiving leave
  • Paid time off (including 12 paid holidays)
  • Paid sick leave (1 hour per 26 hours worked (max 80 hours per calendar year to the extent legally permissible) for non-exempt employees and covered by our Flexible Time Off policy for exempt employees)
  • Learning and Development resources
  • Paid Life insurance, AD&D, and disability benefits

These benefits are further detailed in Blocks policies. This role is also eligible to participate in Blocks equity plan subject to the terms of the applicable plans and policies, and may be eligible for a sign-on bonus. Sales roles may be eligible to participate in a commission plan subject to the terms of the applicable plans and policies. Pay and benefits are subject to change at any time, consistent with the terms of any applicable compensation or benefit plans.

We’re working to build a more inclusive economy where our customers have equal access to opportunity, and we strive to live by these same values in building our workplace. Block is a proud equal opportunity employer. We work hard to evaluate all employees and job applicants consistently, without regard to race, color, religion, gender, national origin, age, disability, veteran status, pregnancy, gender expression or identity, sexual orientation, citizenship, or any other legally protected class.

We believe in being fair, and are committed to an inclusive interview experience, including providing reasonable accommodations to disabled applicants throughout the recruitment process. We encourage applicants to share any needed accommodations with their recruiter, who will treat these requests as confidentially as possible. Want to learn more about what we’re doing to build a workplace that is fair and square? Check out our I+D page.

Block will consider qualified applicants with arrest or conviction records for employment in accordance with state and local laws and “fair chance” ordinances.Because the material duties of this role involve direct or indirect access to sensitive personal or financial data, a criminal background check is required following a contingent offer of employment.

Block, Inc. (NYSE: SQ) is a global technology company with a focus on financial services. Made up of Square, Cash App, Spiral, TIDAL, and TBD, we build tools to help more people access the economy. Square helps sellers run and grow their businesses with its integrated ecosystem of commerce solutions, business software, and banking services. With Cash App, anyone can easily send, spend, or invest their money in stocks or Bitcoin. Spiral (formerly Square Crypto) builds and funds free, open-source Bitcoin projects. Artists use TIDAL to help them succeed as entrepreneurs and connect more deeply with fans. TBD is building an open developer platform to make it easier to access Bitcoin and other blockchain technologies without having to go through an institution.

While there is no specific deadline to apply for this role, on average, U.S. open roles are posted for 70 days before being filled by a successful candidate.

#J-18808-Ljbffr