Current jobs related to Senior ASIC Physical Design Engineer - San Francisco, California - Capgemini

  • Senior ASIC Design Engineer

    4 weeks ago

    San Jose, California, United States Cadence Design Systems Full time

    Job SummaryCadence Design Systems is seeking a highly skilled Senior ASIC Design Engineer to join our team. As a key member of our Palladium emulation platform team, you will be responsible for designing and developing high-performance ASICs that enable our customers to create revolutionary products and experiences.Key ResponsibilitiesDesign and develop...

  • Senior ASIC Physical Design Engineer

    4 weeks ago

    San Francisco, California, United States Capgemini Full time

    Job SummaryCapgemini Engineering is seeking a highly skilled Senior ASIC Physical Design Engineer to join our team. As a key member of our design team, you will be responsible for the physical design of complex digital ASICs, from RTL or gate netlist to tape-out release.Key ResponsibilitiesTake ownership of the physical chip development, executing from...

  • Senior ASIC Physical Design Engineer

    4 weeks ago

    San Francisco, California, United States Capgemini Full time

    Job Title: Senior ASIC Physical Design EngineerJob Summary:The Senior ASIC Physical Design Engineer will be responsible for taking ownership of the physical chip development, executing from the inception of the design (RTL or gate netlist) through the tape-out release to wafer fabrication using the latest Synopsys tools. The candidate should have a high...

  • Physical Design Engineer

    4 weeks ago

    San Francisco, California, United States ACL Digital Full time

    Job Title: Physical Design Engineer - ASIC ExpertJob Summary: We are seeking a highly skilled Physical Design Engineer to join our team at ACL Digital. The ideal candidate will have expertise in ASIC physical design, synthesis, place-and-route, and sign-off.Key Responsibilities:* Contribute to the development of automated design methodologies for ASIC...

  • Senior ASIC Digital Design Engineer

    4 weeks ago

    San Diego, California, United States Qualcomm Full time

    Job SummaryWe are seeking a highly skilled Senior ASIC Digital Design Engineer to join our team at Qualcomm. As a key member of our engineering group, you will be responsible for defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting IP (block/SoC) development for high-performance, high-quality, low-power products.Key...

  • Senior ASIC Engineer

    4 weeks ago

    San Francisco, California, United States Juniper Networks Full time

    About the Role:We are seeking a highly skilled Senior ASIC Engineer to join our team at Juniper Networks. As a key member of our Silicon Systems Technology Group (SST), you will be responsible for verifying next-generation ASICs for our core routers, switches, and firewalls.Key Responsibilities:Architect and develop block-level verification environments for...

  • Senior RTL Design Engineer

    3 weeks ago

    San Jose, California, United States Trilyon, Inc. Full time

    Job Title: Senior RTL Design EngineerWe are seeking an experienced Senior RTL Design Engineer to join our team at Trilyon, Inc. The ideal candidate will have a strong background in ASIC design and a proven track record of delivering high-quality designs.Key Responsibilities:* Design and implement logic functions to enable efficient test and debug*...

  • Senior ASIC Design Verification Engineer

    4 weeks ago

    San Diego, California, United States ACL Digital Full time

    Job Title: Senior ASIC Design Verification EngineerJob Summary:ACL Digital is seeking a highly skilled Senior ASIC Design Verification Engineer to join our team. The ideal candidate will have a strong background in design verification, system-level design, and hardware architecture. Key Responsibilities:Apply ASIC knowledge and experience to define, model,...

  • Senior ASIC Design Verification Engineer

    4 weeks ago

    San Diego, California, United States Qualcomm Full time

    Job Title: Senior ASIC Design Verification EngineerQualcomm is seeking a highly skilled Senior ASIC Design Verification Engineer to join our team. As a key member of our Engineering Group, you will be responsible for the complete verification lifecycle, from system-level concept to tape out and post-silicon support.The ideal candidate will have a strong...

  • Senior ASIC Design Engineer

    4 weeks ago

    San Diego, California, United States Qualcomm Full time

    Job SummaryWe are seeking a highly skilled Senior ASIC Design Engineer to join our Multimedia Video and ML HW Design team at Qualcomm. As a key member of our team, you will be responsible for designing and developing complex IP Cores that support cutting-edge Video CODEC Standards.Your primary duties will include:Implementation of ML algorithmsCross-team...

  • Senior ASIC Design Verification Engineer

    3 weeks ago

    San Jose, California, United States Cisco Full time

    Job OverviewThe Core Hardware Business Unit at Cisco is seeking an experienced Senior ASIC Design Verification Engineer to contribute to the development of the next generation of Silicon One ASICs. As a key member of our team, you will play a crucial role in ensuring the successful verification of complex ASICs, from specification to tape-out and lab...

  • Physical Design Engineer

    4 weeks ago

    San Diego, California, United States Qualcomm Full time

    Job SummaryWe are seeking a highly skilled Physical Design Engineer to join our team at Qualcomm. As a Physical Design Engineer, you will be responsible for designing, verifying, and delivering complex Physical Design solutions from netlist and timing constraints to the final product.Key ResponsibilitiesDesign and implement chips and cores using...

  • Senior ASIC Verification Engineer

    4 weeks ago

    San Jose, California, United States USA Tech Recruit Full time

    Job Title: Senior ASIC Verification EngineerJob Summary: We are seeking a highly skilled Senior ASIC Verification Engineer to join our team at USA Tech Recruit. As a Senior ASIC Verification Engineer, you will be responsible for ensuring the pre-silicon correctness and quality of a multi-million gate ASIC that integrates computational accelerators and...

  • Digital ASIC Design Engineer

    4 weeks ago

    San Diego, California, United States Qualcomm Full time

    Job SummaryQualcomm is seeking a highly skilled Digital ASIC Design Engineer to join our team. As a key member of our Engineering Group, you will be responsible for defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting IP (block/SoC) development for high-performance, high-quality, low-power products.Key...

  • Senior ASIC Design Engineer

    4 weeks ago

    San Jose, California, United States Advanced Micro Devices , Inc. Full time

    Transforming Lives with AMD TechnologyWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Advanced Micro Devices, Inc. Our mission is to build great products that accelerate next-generation computing experiences.The Role:As a Senior ASIC Design Engineer, you will drive end-to-end delivery of SerDes solutions, coordinating...

  • Principal ASIC Design Engineer

    4 weeks ago

    San Jose, California, United States Triton R&D Consulting, LLC Full time

    Job Title: Principal ASIC Design EngineerJob Summary:We are seeking a highly skilled Principal ASIC Design Engineer to lead our front to back design efforts. As an expert in ASIC design, you will be responsible for establishing and maintaining synthesis, static timing analysis, and equivalency flows. You will work closely with ASIC design engineers to ensure...

  • ASIC Design Engineer

    1 month ago

    San Jose, California, United States Infinera Full time

    Job Title: ASIC Design EngineerJob Summary:We are seeking an experienced ASIC Design Engineer to join our team at Infinera. The successful candidate will be responsible for designing and developing complex mixed-signal ASICs, working closely with system architects to define control plane specifications and RTL development.Key Responsibilities:Design and...

  • Senior ASIC Verification Engineer Lead

    4 weeks ago

    San Jose, California, United States CISCO Systems Full time

    Job Title: Senior ASIC Verification Engineer LeadAbout the Role:Cisco Systems is seeking a highly skilled Senior ASIC Verification Engineer Lead to join our team. As a key member of our ASIC design verification team, you will be responsible for leading the verification effort for our next-generation ASIC designs.Key Responsibilities:- Lead the verification...

  • Senior Physical Design Engineer

    4 weeks ago

    San Jose, California, United States Broadcom Corporation Full time

    Job Summary:The Network Switch Group at Broadcom Inc. has brought cutting-edge networking ASICs and multi-chip solutions to market over the last decade. As a Senior Physical Design Engineer, you will be responsible for designing high-speed physical designs for 3nm technologies.Key Responsibilities:• Floorplanning, including multi-power domain and PG...

  • Senior ASIC Engineer

    4 weeks ago

    San Jose, California, United States Recogni Full time

    Job SummaryRecogni is a system solution company that specializes in the design of industry-leading high-performance, low-power AI inferencing. We are seeking a highly skilled Senior ASIC Engineer to join our team and contribute to the development of our cutting-edge AI accelerator ASIC.Key ResponsibilitiesEnsure the pre-silicon correctness and quality of a...

Senior ASIC Physical Design Engineer

1 month ago

San Francisco, California, United States Capgemini Full time
Job Title: Senior ASIC Physical Design Engineer

Job Summary:
Capgemini is seeking a highly skilled Senior ASIC Physical Design Engineer to join our team. As a key member of our engineering team, you will be responsible for designing and implementing advanced ICs using cutting-edge technologies. Your expertise in physical design, timing closure, and signoff will be instrumental in delivering high-performance ASICs to our clients.

Key Responsibilities:

  • Design and implement advanced ICs using Synopsys Fusion Compiler, ICC/ICC2, and Cadence EDA Tool Suite.
  • Develop and maintain expertise in physical design, timing closure, and signoff for high-performance ASICs.
  • Collaborate with cross-functional teams to ensure timely delivery of high-quality ASICs.
  • Develop and implement scripts using TCL, Perl, and Python to automate design and verification tasks.
  • Work closely with design teams to ensure seamless integration of ICs into larger systems.
  • Stay up-to-date with the latest technologies and methodologies in the field of ASIC design.

Requirements:

  • 8+ years of experience in ASIC design and implementation.
  • Expertise in physical design, timing closure, and signoff for high-performance ASICs.
  • Strong knowledge of Synopsys Fusion Compiler, ICC/ICC2, and Cadence EDA Tool Suite.
  • Excellent scripting skills in TCL, Perl, and Python.
  • Ability to work independently and collaboratively as part of a team.
  • Excellent communication and problem-solving skills.

What We Offer:

  • Competitive salary and benefits package.
  • Opportunities for professional growth and development.
  • Collaborative and dynamic work environment.
  • Recognition and rewards for outstanding performance.

About Capgemini:
Capgemini is a global leader in partnering with companies to transform and manage their business by harnessing the power of technology. With a strong heritage and a diverse team of 340,000 team members in over 50 countries, we deliver end-to-end services and solutions leveraging strengths from strategy and design to engineering, all fueled by our market-leading capabilities in AI, cloud, and data, combined with our deep industry expertise and partner ecosystem.