Sr. Silicon Design Verification Engineer
4 days ago
Overview:
WHAT YOU DO AT AMD CHANGES EVERYTHING
We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming, and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.
AMD together we advance
Responsibilities:
THE ROLE:
AMD’s Adaptive and Embedded Computing Group (AECG) is seeking a Senior Silicon Design Verification Engineer, who can provide technical leadership and contribution on Verification of Network-on-Chip (NoC) and high-speed Memory Controller IPs. The individual will help design, develop, and use simulation and/or formal based verification environments, at block and full-chip level, to prove the functional correctness of Network-on-Chip (NoC), System-level Quality of Service (QoS) and DDR, LPDDR, and HBM Memory Controller IP designs.
THE PERSON:
A Senior Design Engineer will be a dynamic, quality-conscious, attention-oriented individual with significant experience in successfully verifying products with high quality. Your experience and expertise in developing advanced SystemVerilog and UVM based testbench and Automation that can scale with Full-Chip will enable improved execution of AMD’s devices and productivity. Candidate is expected to be a strong team player with good communication and leadership skills and one who is able to positively and strategically influence the Memory Controller design teams with an eye towards improving overall product quality.
KEY RESPONSIBILITIES:
- Collaborate with Architecture, Design, and Software teams to prove that the system-level architecture requirements are met as part of Pre-Silicon Functional Verification.
- Work includes Test Planning, testbench architecture, execution, tracking, coverage closure, and delivery to programs.
- Create Testbench Architecture.
EXPERIENCE:
The ideal candidate is one who has a proven track record on driving strategies and successful verification execution of NoC, Crossbar switches, analyzed and verified system-level Performance and QoS requirements.
Requires strong understanding of AXI protocol, NoC architecture, DRAM memory controllers, especially DDR4/5, LPDDR4/5, and HBM2/2E/3.
Requires experience with development of UVM/OVM and/or Verilog, System Verilog test benches and usage of simulation tools/debug environments such as Synopsys VCS, Cadence IES to verify Full-Chip FPGA designs and memory controller IPs.
Requires strong understanding of state of the art of verification techniques, including assertion and coverage-driven verification. Experience as a verification architect, establishing the verification methodology, tools, and infrastructure for high-performance IP and/or VLSI designs is a plus.
Requires a familiarity with verification management tools as well as understanding of database management particularly as it pertains to regression management.
Experience with FPGA programming and software is a plus.
Experience with formal property checking tools such as Cadence (IEV), Jasper, and Synopsys (Magellan / VC Formal) is a plus.
Experience with gate-level simulation, power-aware verification, reset verification, contention checking is a plus.
Experience with silicon debug at the tester and board level is a plus.
ACADEMIC CREDENTIALS:
Requires BS, MS, or PhD in Electrical Engineering, Computer Engineering, or Computer Science.
LOCATION: San Jose, CA
Qualifications:
At AMD, your base pay is one part of your total rewards package. Your base pay will depend on where your skills, qualifications, experience, and location fit into the hiring range for the position. You may be eligible for incentives based upon your role such as either an annual bonus or sales incentive. Many AMD employees have the opportunity to own shares of AMD stock, as well as a discount when purchasing AMD stock if voluntarily participating in AMD’s Employee Stock Purchase Plan. You’ll also be eligible for competitive benefits described in more detail.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to ancestry, marital status, medical condition, mental or physical disability, origin, gender, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
#J-18808-Ljbffr
-
Sr. Silicon Design Verification Engineer
3 weeks ago
San Jose, United States Advanced Micro Devices, Inc. Full timeWHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming, and embedded. Underpinning our...
-
ASIC Design Verification Engineer
4 days ago
San Jose, United States Cisco Full timeThe application window is expected to close on 12/15/2024.This is an onsite role and will require working out of the Milpitas/San Jose office location.Who We Are:The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and...
-
Design Verification Engineer
4 weeks ago
San Jose, United States Cisco Full timeWho We AreThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. With approximately 2,100 employees across 16 countries, we design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the...
-
Design Verification Engineer
4 weeks ago
san jose, United States Cisco Full timeWho We AreThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. With approximately 2,100 employees across 16 countries, we design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the...
-
Design Verification Engineer
4 weeks ago
san jose, United States Cisco Full timeWho We AreThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. With approximately 2,100 employees across 16 countries, we design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the...
-
AI Design Verification Engineer
1 week ago
San Jose, United States Advanced Micro Devices, Inc. Full timeWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the...
-
ASIC Design Verification Engineer
3 weeks ago
San Jose, United States Cisco Systems Full timeWho We Are The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon...
-
ASIC Design Verification Engineer
3 weeks ago
San Jose, United States Cisco Systems, Inc. Full timeThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying...
-
ASIC Design Verification Engineer
3 weeks ago
San Jose, United States Cisco Systems, Inc. Full timeWho We AreThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We craft the networking hardware for Enterprises and Service Providers, the Public Sector, and Non-Profit Organizations worldwide. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon...
-
ASIC Design Verification Engineer
3 weeks ago
San Jose, United States Cisco Systems, Inc. Full timeThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We craft the networking hardware for Enterprises and Service Providers, the Public Sector, and Non-Profit Organizations worldwide. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in...
-
ASIC Design Verification Engineer
4 days ago
San Jose, United States Cisco Systems, Inc. Full timeWho We AreThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We craft the networking hardware for Enterprises and Service Providers, the Public Sector, and Non-Profit Organizations worldwide. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon...
-
Senior Design Verification Engineer
4 weeks ago
san jose, United States Mirafra Technologies Full timeSenior DV EngineersArchitect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog, SVA ○ Develop test plans and coverage metrics from specifications and write block and chip-level tests. ○ Debug RTL and Gate simulations and work...
-
Senior Design Verification Engineer
4 weeks ago
San Jose, United States Mirafra Technologies Full timeSenior DV EngineersArchitect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog, SVA ○ Develop test plans and coverage metrics from specifications and write block and chip-level tests. ○ Debug RTL and Gate simulations and work...
-
Senior Design Verification Engineer
4 weeks ago
san jose, United States Mirafra Technologies Full timeSenior DV EngineersArchitect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog, SVA ○ Develop test plans and coverage metrics from specifications and write block and chip-level tests. ○ Debug RTL and Gate simulations and work...
-
Senior ASIC Design Verification Engineer
4 weeks ago
San Jose, California, United States Cisco Full timeJob OverviewThe Core Hardware Business Unit at Cisco is seeking an experienced Senior ASIC Design Verification Engineer to contribute to the development of the next generation of Silicon One ASICs. As a key member of our team, you will play a crucial role in ensuring the successful verification of complex ASICs, from specification to tape-out and lab...
-
Design Verification Engineer
1 month ago
san jose, United States Mastech Digital Full timeJob Title: Senior Design Verification EngineerLocation : San Jose, CA or San Diego, CA (Hybrid)Contract RoleRequirement:BS/MS/PhD (or equivalent experience) 12+ years of relevant experience in Verification. Must have knowledge of entire testbench , flow, setup and Assigning taskVerification: Experience at all level - Block level - subsystem level.Proficient...
-
Design Verification Engineer
2 months ago
san jose, United States Mastech Digital Full timeJob Title: Senior Design Verification EngineerLocation : San Jose, CA or San Diego, CA (Hybrid)Contract RoleRequirement:BS/MS/PhD (or equivalent experience) 12+ years of relevant experience in Verification. Must have knowledge of entire testbench , flow, setup and Assigning taskVerification: Experience at all level - Block level - subsystem level.Proficient...
-
Design Verification Engineer
3 weeks ago
San Jose, CA, United States Cisco Full timeWho We AreThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. With approximately 2,100 employees across 16 countries, we design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the...
-
Sr. Digital Design Engineer
2 weeks ago
san jose, United States MoTek Technologies Full timeSr. Digital Design Engineer - PCIe / DDR / NVMWe are looking for Senior Digital Design Engineers with experience developing micro-architecture and implementation of the front-end circuit design, including RTL, synthesis, IP integration, and block-level verification for high performance network controllers. The candidate must have good knowledge of...
-
Sr. Digital Design Engineer
2 weeks ago
san jose, United States MoTek Technologies Full timeSr. Digital Design Engineer - PCIe / DDR / NVMWe are looking for Senior Digital Design Engineers with experience developing micro-architecture and implementation of the front-end circuit design, including RTL, synthesis, IP integration, and block-level verification for high performance network controllers. The candidate must have good knowledge of...