RISC-V Formal Verification Engineer

3 weeks ago

San Francisco, United States Linux Foundation Co Full time
  • Contract
Company Description

RISC-V is an Instruction Set Architecture (ISA) standard enabling a new era of processor innovation through open collaboration.RISC-V International enables the community to share technical investment, contribute to the strategic future, create more rapidly, enjoy unprecedented design freedom, and substantially reduce the cost of innovation.

RISC-V International, a non-profit organization controlled by its members, directs the future development and drives the adoption of the RISC-V ISA. Members of RISC-V International have access to and participate in the development of the RISC-V ISA specifications and related ecosystem.

This role is a full-time contract opportunity, dedicated to RISC-V International, a stand alone open standards collaboration organization.

RISC-V International is looking for a Sail Developer to help develop the RISC-V Formal Model codebase. Part of the acceptance criteria for ratification of a RISC-V hardware specification includes the completion of the formal model deliverables for the extension seeking ratification. RISC-V has chosen Sail from the University of Cambridge as its formal modeling language. RISC-V Sail both uses and depends upon the associated tools including the simulator generator.

This role will develop the Sail formal model support for the RISC-V ISA extensions and augment the Sail infrastructure to support formal model development; work with the RISC-V ISA specification document creation so that the formal model is consistently integrated into the specification and in the formal model files. Collaborate with the RISC-V Staff, with the Task Groups, Development Partners, and Cambridge Sail staff.

The expected salary range will be $12,000 to $15,000 per month based on experience.

Key responsibilities include:

  • Develop Sail Formal Model code for extensions and upstream to the RISC-V Sail repository
  • Develop assembly language tests to demonstrate proper Sail implementation of the extension and/or feature as compared to the text of the specification.
  • Enhance Sail infrastructure (e.g. simulator generator functionality) to support the RISC-V Formal Model
  • Work with the RISC-V Sail ecosystem including: the RISC-V Sail maintainer, Cambridge Sail staff, RISC-V Architectural Tests efforts, RISC-V Task Groups, and RISC-V Development Partners to develop the RISC-V Sail Formal Model.
  • Work with the RISC-V Sail repository maintainer to provide priorities and oversight of RISC-V Sail development throughout the ecosystem
  • Maintain the RISC-V Sail Formal Model community including mailing lists, informational meetings, and developer training
  • Communicate status to the RISC-V Task Group Chairs and inform the greater RISC-V community of updates as appropriate
Qualifications

The following qualifications are required for consideration:

  • 5+ years software or hardware development experience
  • BS/BA in a Electrical or Computer Engineering or equivalent years of experience
  • Understanding of computer architecture, privilege levels, virtual memory, formal verification, and design verification
  • Experience with strongly typed programming languages, such as Rust, Haskell, OCaml, F#, Scala.
  • History of successful completion and maintenance of software projects
  • Experience as a hardware or software products developer with knowledge of assembly language, HDL code, and RTL abstractions
  • Experience with a scripting language (preferably Python) is required.
  • Experience with SW development tools and processes (assemblers, compilers, revision control systems). Experience with git and github is required.
  • Experience with measuring coverage (functional and code) of a software application.
  • The ability to respond and adapt to a highly interrupt driven environment while maintaining focus on long term objectives
  • Effectively manages time, sets goals, and effectively communicates status in a remote team environment
  • High level of written and verbal skills, must be concise, articulate and understandable
  • High level of attention to detail, content, and form

The following skills are preferred:

  • 10+ years software development experience
  • Experience as an open source code base maintainer
  • Experience with the Sail programming language (the ISA specification language)
  • Advanced degree in CS / ECE / EE or equivalent
  • Understanding of compilers
  • Understanding of modern, automated, constrained random testing
  • Understanding of modern verification tools like Z3
  • Proficient with GitHub, Google/MSFT Suites, and Atlassian tools
  • Experience with assertion-based verification methodologies (SystemVerilog Assertions etc.)
Additional Information

All your information will be kept confidential according to EEO guidelines.

#J-18808-Ljbffr

  • RISC-V Formal Verification Engineer

    6 days ago

    San Francisco, United States ZipRecruiter Full time

    Job DescriptionCompany DescriptionRISC-V is an Instruction Set Architecture (ISA) standard enabling a new era of processor innovation through open collaboration. RISC-V International enables the community to share technical investment, contribute to the strategic future, create more rapidly, enjoy unprecedented design freedom, and substantially reduce the...

  • RISC-V Formal Verification Engineer

    10 hours ago

    San Francisco, United States Linux Foundation Full time

    Company Description RISC-V is an Instruction Set Architecture (ISA) standard enabling a new era of processor innovation through open collaboration. RISC-V International enables the community to share technical investment, contribute to the strategic future, create more rapidly, enjoy unprecedented design freedom, and substantially reduce the cost of...

  • RISC-V Formal Verification Engineer

    11 hours ago

    San Francisco, United States CV Library Full time

    Job DescriptionRISC-V International is looking for a Sail Developer to help develop the RISC-V Formal Model codebase. Part of the acceptance criteria for ratification of a RISC-V hardware specification includes the completion of the formal model deliverables for the extension seeking ratification. RISC-V has chosen Sail from the University of Cambridge as...

  • RISC-V Formal Verification Engineer

    6 days ago

    San Francisco, United States CV Library Full time

    Job DescriptionRISC-V International is looking for a Sail Developer to help develop the RISC-V Formal Model codebase. Part of the acceptance criteria for ratification of a RISC-V hardware specification includes the completion of the formal model deliverables for the extension seeking ratification. RISC-V has chosen Sail from the University of Cambridge as...

  • Design Verification Engineer

    3 weeks ago

    san jose, United States Oho Group Ltd Full time

    THIS IS NOT AN ENTRY LEVEL ROLE - PLEASE NO RECENT GRADUATESA $100m+ VC backed RISC-V scale up are looking for multiple Verification Engineers as they continue to accelerate their growth this year!They are at 400 people worldwide so have already been able to circumnavigate a lot of the typical speedbumps that effect early stage companies.They have in place...

  • Design Verification Engineer

    3 weeks ago

    san jose, United States Oho Group Ltd Full time

    THIS IS NOT AN ENTRY LEVEL ROLE - PLEASE NO RECENT GRADUATESA $100m+ VC backed RISC-V scale up are looking for multiple Verification Engineers as they continue to accelerate their growth this year!They are at 400 people worldwide so have already been able to circumnavigate a lot of the typical speedbumps that effect early stage companies.They have in place...

  • Design Verification Engineer

    4 weeks ago

    San Jose, United States Oho Group Ltd Full time

    THIS IS NOT AN ENTRY LEVEL ROLE - PLEASE NO RECENT GRADUATESA $100m+ VC backed RISC-V scale up are looking for multiple Verification Engineers as they continue to accelerate their growth this year!They are at 400 people worldwide so have already been able to circumnavigate a lot of the typical speedbumps that effect early stage companies.They have in place...

  • Design Verification Engineer

    3 weeks ago

    San Jose, CA, United States Oho Group Ltd Full time

    THIS IS NOT AN ENTRY LEVEL ROLE - PLEASE NO RECENT GRADUATESA $100m+ VC backed RISC-V scale up are looking for multiple Verification Engineers as they continue to accelerate their growth this year!They are at 400 people worldwide so have already been able to circumnavigate a lot of the typical speedbumps that effect early stage companies.They have in place...

  • GPU Design Verification Engineer

    3 weeks ago

    San Diego, United States Advanced Micro Devices, Inc Full time

    WHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...

  • Verification Engineer

    4 days ago

    San Jose, United States Samsung Electronics Perú Full time

    GPU Formal Verification Engineer Apply remote type: Hybrid locations: 3900 N Capital of Texas Hwy, Austin, TX, USA; 3655 N 1st St, San Jose, CA, USA time type: Full time posted on: Posted Today time left to apply: End Date: December 31, 2024 (30+ days left to apply) job requisition id: R97508 Position Summary Samsung, a world leader in advanced semiconductor...

  • Verification Engineer

    4 days ago

    San Jose, United States Samsung Electronics Perú Full time

    GPU Formal Verification Engineer Apply remote type: Hybrid locations: 3900 N Capital of Texas Hwy, Austin, TX, USA; 3655 N 1st St, San Jose, CA, USA time type: Full time posted on: Posted Today time left to apply: End Date: December 31, 2024 (30+ days left to apply) job requisition id: R97508 Position Summary Samsung, a world leader in advanced semiconductor...

  • Field Application Engineer

    2 months ago

    San Francisco, United States IC Resources Full time

    Join one of the world's foremost RISC-V companies as a Field Application Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. Success in this role comes with an attractive base, bonus and equity, based in either the Bay Area or Austin (or fully remote for exceptional matches). ...

  • Sr Digital IC Designer

    3 weeks ago

    san jose, United States Addison Group Full time

    As a Senior Digital IC Designer, you will join the Mixed Signal Products team to design power-efficient, high-performance mixed-signal ICs for consumer and automotive markets. Key responsibilities include developing custom digital cores, focusing on low-power design, collaborating with analog teams, and optimizing the digital design flow. Familiarity with...

  • Sr Digital IC Designer

    3 weeks ago

    san jose, United States Addison Group Full time

    As a Senior Digital IC Designer, you will join the Mixed Signal Products team to design power-efficient, high-performance mixed-signal ICs for consumer and automotive markets. Key responsibilities include developing custom digital cores, focusing on low-power design, collaborating with analog teams, and optimizing the digital design flow. Familiarity with...

  • Field Application Engineer

    2 weeks ago

    San Francisco, United States IC Resources Full time

    Join one of the world's foremost RISC-V companies as a Field Application Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. Success in this role comes with an attractive base, bonus and equity, based in either the Bay Area or Austin (or fully remote for exceptional matches). ...

  • A/V Engineer

    2 weeks ago

    san francisco, United States Vertisystem Full time

    Position: A/V Engineer IPay Range: $65 - $70 per hour on W2Duration: 12 monthsLocation: San Francisco, CA (Hybrid, est. 3-4 days in-office weekly)What you'll do: Work with Staff Systems AV Engineer on new office buildsAssume internal project management responsibilities (scheduling, issue management, owner-furnished equipment procurement, staging &...

  • A/V Engineer

    2 weeks ago

    San Francisco, United States Vertisystem Full time

    Position: A/V Engineer IPay Range: $65 - $70 per hour on W2Duration: 12 monthsLocation: San Francisco, CA (Hybrid, est. 3-4 days in-office weekly)What you'll do: Work with Staff Systems AV Engineer on new office buildsAssume internal project management responsibilities (scheduling, issue management, owner-furnished equipment procurement, staging &...

  • Design Verification Engineer

    1 week ago

    San Jose, United States Noblesoft Technologies Full time

    Role : Design Verification EngineerLocation : San Jose CA (Onsite)Responsibilities:● Develop verification methodology and testbenches for digital and mixed-signal blocks● Test plan, coverage analysis and closure for parallel link and SerDes IP blocks and on-chip interconnectsBasic Qualifications:● BS, MS in Electrical Engineering, Computer Engineering,...

  • Data Security Solutions Specialist

    1 day ago

    San Francisco, California, United States Formal Inc Full time

    Formal Inc is a pioneering company that empowers security teams to effectively understand and control their data.We are seeking a highly skilled Data Security Solutions Specialist to bridge the gap between our innovative product and customer needs.The ideal candidate will have a strong understanding of data security concepts, APIs, and database technologies,...

  • DFT Engineer

    3 weeks ago

    san jose, United States Oho Group Ltd Full time

    DFT Engineer - all levels.THIS IS NOT AN ENTRY LEVEL ROLE - PLEASE NO RECENT GRADUATESA RISC-V start up is looking for DFT Engineers of all levels. We have roles for all levels from Engineer to Senior and through to Lead/Manager positions.The positions are available across Mountain View CA , Austin TX, Portland OR, Fort Collins COWe have open positions for...