SoC Physical Design Engineer, PnR

To view your favorites, sign in with your Apple ID. Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hardworking people and inspiring, innovative technologies...

**About the Role**At Apple Inc., we're looking for a highly skilled Physical Design Engineer to join our team. As a key member of our SOC Physical Design team, you will be responsible for the physical implementation of design partitions from netlist to tapeout for a highly complex SOC utilizing innovative process technology.**Responsibilities**Collaborate...

Job SummaryL&T Technology Services is seeking a highly skilled SOC Design Engineer to join our team. As a SOC Design Engineer, you will be responsible for designing and developing high-performance SOC clock generation and distribution tools.Key ResponsibilitiesDesign and develop clock RTL generation and distribution tools for high-performance SOCs and large...

6 to 10 years of Hands-on experience in physical designProcess node: TSMC 5nm Flow: Innovus, VoltusAny of the following skill: PNR – Block Level, IR-EM – Checks, CTS, STA – Primetime.

Job Summary:We are seeking a highly skilled Physical Design Engineer to join our team at Wipro. As a Physical Design Engineer, you will be responsible for designing and developing complex IC designs using Synopsys tools and other CAD flows.Key Responsibilities:Design and Development: Design and develop complex IC designs using Synopsys tools and other CAD...

SoC Physical Design Engineer, STA/Timing Sunnyvale , California , United States Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people...

SoC Physical Design Engineer, STA/Timing Sunnyvale , California , United States Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people...

Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hardworking people and inspiring, innovative technologies are the norm here. The people who work here have...

Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hardworking people and inspiring, innovative technologies are the norm here. The people who work here have...

Job SummaryWe are seeking a highly skilled Wireless SoC Low Power Design Engineer to join our growing wireless silicon development team at Apple. As a key member of our organization, you will be responsible for designing and developing highly energy-efficient wireless SoC solutions.Key ResponsibilitiesDrive SoC low power micro-architecture definition,...

Skills Required:Understanding of Physical Devices Concept.Understanding overall PnR flow starting with Synthesis, Floorplan, Powerplan, Placement, CTS, Routing, Extraction, Timing (STA).Understanding concept of low power designs including UPF.Hands on or experienced in developing/supporting CAD flows.Familiar with Synopsys tools set: FC, Formality, VCLP &...

Skills Required:Understanding of Physical Devices Concept.Understanding overall PnR flow starting with Synthesis, Floorplan, Powerplan, Placement, CTS, Routing, Extraction, Timing (STA).Understanding concept of low power designs including UPF.Hands on or experienced in developing/supporting CAD flows.Familiar with Synopsys tools set: FC, Formality, VCLP &...

Job Summary:L&T Technology Services is seeking a highly skilled Physical Design Engineer to join our team. As a Physical Design Engineer, you will be responsible for designing and implementing complex ICs using cutting-edge technologies.Key Responsibilities:Design and implement block-level physical design activities for one or more blocks, including...

Would you like to join Apple’s growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically...

Job Title: ASIC/RTL/SOC Design EngineerDuration: Full TimeLocation: Sunnyvale, CA Description :Logic design /micro-architecture / RTL coding is a must.Expertise in Verilog & System Verilog is a must.Experience in Synthesis / Understanding of timing concepts for ASIC is required.Static checking tools like Lint, CDC, RDC, Spyglass DFT etc experience...

Job Title: ASIC/RTL/SOC Design EngineerDuration: Full TimeLocation: Sunnyvale, CA Description :Logic design /micro-architecture / RTL coding is a must.Expertise in Verilog & System Verilog is a must.Experience in Synthesis / Understanding of timing concepts for ASIC is required.Static checking tools like Lint, CDC, RDC, Spyglass DFT etc experience...

Location: Austin, TX or Sunnyvale, CAQualification/Experience/Skills Required:10+ years industry experience, BS EE.Hands-on tape-out experience performing timing and physical verification closure on 5nm FinFET TSMC process or similar/lower technology nodes.Hands-on experience with block level physical design (Floorplanning to GDSII).Experience with SoC level...

Location: Austin, TX or Sunnyvale, CAQualification/Experience/Skills Required:10+ years industry experience, BS EE.Hands-on tape-out experience performing timing and physical verification closure on 5nm FinFET TSMC process or similar/lower technology nodes.Hands-on experience with block level physical design (Floorplanning to GDSII).Experience with SoC level...

What You'll Be DoingDevelop Clock RTL generation and distribution tools for high performance SOCs and large die sizeCore clock design, flow and verification automation for high performance chips in 3nm/5nm etcDesign of custom clock cells for clock mesh implementatiomCollaborate with the Clocks, unit, post-silicon and backend teams to understand the current...

What You'll Be DoingDevelop Clock RTL generation and distribution tools for high performance SOCs and large die sizeCore clock design, flow and verification automation for high performance chips in 3nm/5nm etcDesign of custom clock cells for clock mesh implementatiomCollaborate with the Clocks, unit, post-silicon and backend teams to understand the current...