Design Verification Engineer
1 month ago
Job Summary
We invite you to join our highly motivated team of consultants, providing clients with the very best in verification. You will be exposed to a diverse range of designs and application areas. We work on leading edge Audio, Automotive, Comms, Processors, Space, Video and more.
You will have the opportunity to travel, present at conferences, win Best Paper awards, or get involved with industry standards. We do it all. In addition to being good, we like to be seen to be good.
As a permanent full-time employee of Verilab, you will be responsible for all aspects of verification planning, management and implementation. You will be directly involved with helping build and grow client relationships.
You will be working alongside some of the smartest people in the industry. Verilab is a company where your skills will be tested, nurtured, and where your contribution makes a difference.
Key Qualifications
- BSc/MSc in Electronic Engineering, Computer Engineering, or Computer Science.
- 7 years of project-proven verification experience.
- Experienced SystemVerilog/UVM developer:
- Block and integration-level
- Coverage-driven, self-checking verification environments from scratch
- High-level sequence-based stimulus
- Complex transaction-based checkers (e.g. scoreboards with data translation and ordering)
- Register models
- Specification level checks for several different protocols, e.g. AXI, DDRx, PCIe, USBx.
- Verification planning:
- Requirements capture and traceability
- Estimation, prioritizing
- Metrics used to determine verification closure
- Ownership of work, from planning to implementation.
- Experience dealing directly with strict deadlines and technical challenges.
- Effective communication and collaboration with others.
Other Interesting Qualifications
- Specman/e expertise to a similar level.
- C/C++ developing, or integrating, reference models into SystemVerilog/UVM environments.
- Formal Verification: Formal Property Verification, Proof Kits.
- Experience leading a technical team, including mentoring, training, and performing technical peer reviews.
- Embedded programming for ARM, or GPU processors.
- Python or Perl.
Verilab is an established international professional services firm of verification experts. Founded in 2000, we specialize in solving the toughest functional verification problems for ASIC, FPGA and independent IP development. Our work ranges from rescuing projects struggling with verification, through sophisticated verification IP development, to complete methodology engineering. We innovate, implement, manage and coach.
Benefits
- Full-time permanent employee with competitive salary.
- 20 days paid vacation and observed holidays.
- 401k Matching up to 6%.
- Medical, dental, vision, term life, AD&D, and disability (100% of all premiums covered by Verilab).
- Eligibility for bonuses.
- Birthday gifts.
- Book budget.
- Leading industry career and personal development training.
Additional Requirements
- All candidates must be eligible to work in the United States.
- The ability to travel is required.
Powered by JazzHR
uD7SeqTu1f
-
Design Verification Engineer
2 months ago
San Jose, United States Onyx-Conseil Full timeJoin one of the world's foremost RISC-V companies as a Design Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. As a top company they offer competitive compensation, benefits, and full remote working options (they also have offices in San Jose & Portland if you'd like to...
-
Design Verification Engineer
2 weeks ago
San Jose, United States Nexus Semiconductor Recruitment Full timeWe are seeking a talented Design Verification Engineer to join our team. In this role, you will play a critical part in ensuring the quality and reliability of our integrated IP subsystems by developing comprehensive test benches and executing rigorous verification processes. Responsibilities: Develop and maintain test benches using industry-standard...
-
Design Verification Engineer
2 weeks ago
San Jose, United States Nexus Semiconductor Recruitment Full timeWe are seeking a talented Design Verification Engineer to join our team. In this role, you will play a critical part in ensuring the quality and reliability of our integrated IP subsystems by developing comprehensive test benches and executing rigorous verification processes. Responsibilities: Develop and maintain test benches using industry-standard...
-
Design Verification Engineer
3 weeks ago
San Jose, United States Nexus Semiconductor Recruitment Full timeWe are seeking a talented Design Verification Engineer to join our team. In this role, you will play a critical part in ensuring the quality and reliability of our integrated IP subsystems by developing comprehensive test benches and executing rigorous verification processes.Responsibilities:Develop and maintain test benches using industry-standard...
-
Design Verification Engineer
2 months ago
San Jose, United States Quest Global Full timeQuest Global is hiring for design verification engineer job position in the location of San Jose,CA. Below are the details. If interested please share your resume at shashank.verma@quest-global.com.Title :: Design Verification Engineer Location :: San Jose,CAJob description:Looking for an experienced verification engineer to participate in following...
-
Design Verification Engineer
4 weeks ago
San Jose, United States Canvendor Full timeTitle : Design Verification Engineer Location : San Jose , CA / San Diego , CA Employment Type : Long Term Contract Skills and Qualifications: BS in Computer Engineering, BSEE or comparable and 5+ years of industry experience in a design verification role Proficient in System Verilog/UVM/OVM, and OOP/C++ Deep understanding of constrained randomization...
-
Design Verification Engineer
3 weeks ago
San Jose, United States Canvendor Full timeTitle : Design Verification EngineerLocation : San Jose , CA / San Diego , CA / Austin, TX (3 days per week)Employment Type : Long Term ContractSkills and Qualifications:• BS in Computer Engineering, BSEE or comparable and 6+ years of industry experience in a design verification role• Proficient in System Verilog/UVM/OVM, and OOP/C++• Deep...
-
Design Verification Engineer
1 month ago
San Jose, United States Canvendor Full timeTitle : Design Verification EngineerLocation : San Jose , CA / San Diego , CA Employment Type : Long Term ContractSkills and Qualifications:• BS in Computer Engineering, BSEE or comparable and 5+ years of industry experience in a design verification role• Proficient in System Verilog/UVM/OVM, and OOP/C++• Deep understanding of constrained randomization...
-
Design Verification Engineer
1 month ago
San Jose, United States CV Library Full timeLeadStack Inc. is an award-winning, one of the nation's fastest-growing, certified minority-owned (MBE) staffing services provider of contingent workforce. As a recognized industry leader in contingent workforce solutions and Certified as a Great Place to Work, we're proud to partner with some of the most admired Fortune 500 brands in the world. Title:...
-
Design Verification Engineer
3 months ago
San Jose, United States Intelliswift Software Full timeDesign Verification Engineer - Remote / San Jose, CADuration – 6 months + (can be extended longer)San Jose, CA / Remote Design Verification EngineerUVMSystem VerilogTest Bench DevelopmentSystemC (preferred) strong C/C++
-
Design Verification Engineer
3 months ago
San Jose, United States Intelliswift Software Full timeDesign Verification Engineer - Remote / San Jose, CADuration – 6 months + (can be extended longer)San Jose, CA / Remote Design Verification EngineerUVMSystem VerilogTest Bench DevelopmentSystemC (preferred) strong C/C++
-
Design Verification Engineer
2 weeks ago
San Jose, United States ACL Digital Full timePosition: Design Verification Engineer Location: San Jose/Austin (Onsite/Hybrid) Position Overview: 5+ years of relevant experience in Design Verification. Experience with System Verilog and UVM is a must. Strong experience in testbench development such as UVM methodology. Knowledge of GPU, experience with Shader, Texture, or Memory System a...
-
Design Verification Engineer
1 month ago
San Jose, United States Mastech Digital Full timeJob Title: DV Engineer (GPU)Long Term ContractLocation : Hybrid onsite 3 days per week (No Remote candidate)Job DescriptionKnowledge of Block-level (unit level)Debugging and developmentUVM, System Verilog exp8 to 10 years of hands-on related expAs a GPU Design Verification Engineer, your talents will ensure the quality at the heart of our GPU architecture....
-
Design Verification Engineer
4 weeks ago
San Jose, United States Mastech Digital Full timeJob Title: DV Engineer (GPU)Long Term ContractLocation : Hybrid onsite 3 days per week (No Remote candidate)Job DescriptionKnowledge of Block-level (unit level)Debugging and developmentUVM, System Verilog exp8 to 10 years of hands-on related expAs a GPU Design Verification Engineer, your talents will ensure the quality at the heart of our GPU architecture....
-
Design Verification Engineer
2 weeks ago
San Jose, United States Canvendor Full timeJob Title: Design Verification Engineer Job Location: San Jose, CA(Onsite) Type: Contract Duration: 12+ Months Job Description: Triage regression failures and make testbench updates. Debug functional errors in RTL model using simulation and debug tools. Maintain efficient and clean regression status. Develop Scalable System Verilog/UVM testbenches for unit...
-
Lead Design Verification Engineer
7 hours ago
San Jose, California, United States Sql Pager LLC Full timeJob Title: Lead Design Verification EngineerJob Summary:We are seeking a highly skilled Lead Design Verification Engineer to join our team at Sql Pager LLC. As a key member of our engineering team, you will be responsible for leading the design verification efforts on complex semiconductor products.Key Responsibilities:Lead the verification efforts on PCIe...
-
ASIC Design Verification Engineer
3 days ago
San Jose, California, United States Broadcom Corporation Full timeJob DescriptionBroadcom Corporation is seeking a highly skilled Verification Engineer to contribute to the development of complex System-on-Chip (SOC) designs for Touch Controllers and Wireless Charging Chips.Key ResponsibilitiesVerification Environment Development: Design and architect block and full-chip verification environments using Hardware...
-
Design Verification Engineer
1 month ago
San Jose, United States CV Library Full timeJOB TITLE: Design Verification Engineer (GPU) LOCATION: San Jose, CA - HYBRID DURATION: 6 months PAY RANGE: $75 - $100/hr COMPANY: Our client, a multinational electronics company is recruiting for a Design Verification Engineer (GPU). If you meet the qualifications listed, please Apply Now! Description: As a GPU Design Verification Engineer, your...
-
Design Verification Engineer
2 months ago
San Jose, United States ACL Digital Full timePosition: Design Verification EngineerLocation: San Jose/Austin (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Knowledge of GPU, experience with Shader, Texture, or Memory System a...
-
AI Design Verification Engineer
1 month ago
San Jose, United States CV Library Full timeOverview: WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...