Current jobs related to Physical Design Engineer - Sunnyvale CA United States - L&T Technology Services


  • Sunnyvale, CA, United States Synopsys, Inc. Full time

    Synopsys is seeking a Physical Design Engineer, who plays a critical role in the physical implementation of high-speed IPs, test chips, and subsystems, from RTL to GDS. Responsibilities: Responsible for the physical implementation of high-speed interface IPs, test chips, and subsystems. Drive all aspects from RTL to GDS including timing and physical...

  • ASIC Director

    3 weeks ago


    Sunnyvale, CA, United States a2z Physical Therapy Full time

    At Juniper, we believe the network is the single greatest vehicle for knowledge, understanding, and human advancement the world has ever known. To achieve real outcomes, we know that experience is the most important requirement for networking teams and the people they serve. Delivering an experience-first, AI-Native Network pivots on the creativity and...


  • Sunnyvale, CA, United States Apple Inc. Full time

    SoC Physical Design Verification Engineer At Apple, we work every single day to craft products that enrich people's lives! Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation,...


  • Sunnyvale, CA, United States Encore Semi Llc Full time

    Job Title: Senior Physical Design Engineer Full-time: W2 Hourly + Benefits + Bonuses / Contractor Work Status: US Citizen / US Permanent Resident Location: Sunnyvale CA As a Senior Digital Physical Design Engineer, you will work as a team member on block level and chip level physical design tasks. You will perform P&R implementation of high-performance...


  • Cupertino, CA, United States Tbwa ChiatDay Inc Full time

    Etched is building AI chips that are hard-coded for individual model architectures. Our first product (Sohu) only supports transformers, but has an order of magnitude more throughput and lower latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep...


  • Sunnyvale, United States L&T Technology Services Full time

    Location: Austin, TX or Sunnyvale, CAQualification/Experience/Skills Required:10+ years industry experience, BS EE.Hands-on tape-out experience performing timing and physical verification closure on 5nm FinFET TSMC process or similar/lower technology nodes.Hands-on experience with block level physical design (Floorplanning to GDSII).Experience with SoC level...


  • Sunnyvale, United States META Full time

    Summary: Meta is hiring ASIC Physical Design Engineers within our Infrastructure organization. We are looking for individuals with experience in backend implementation from Netlist to GDSII in low power and high-performance designs to build efficient System on Chip (SoC) and IP for data center applications. Required Skills: ASIC Engineer, Physical Design...


  • Sunnyvale, United States META Full time

    Summary: Meta is hiring ASIC Physical Design Engineers within our Infrastructure organization. We are looking for individuals with experience in backend implementation from Netlist to GDSII in low power and high-performance designs to build efficient System on Chip (SoC) and IP for data center applications. Required Skills: ASIC Engineer, Physical Design...


  • Sunnyvale, California, United States Encore Semi Llc Full time

    Job Title: Senior Digital Physical Design EngineerWork Type: Full-timeLocation: Sunnyvale, CaliforniaSalary Range: $145,000 - $175,000 per yearAbout the Role:We are seeking a highly skilled Senior Digital Physical Design Engineer to join our team at Encore Semi Llc. As a key member of our design team, you will be responsible for implementing and optimizing...


  • San Jose, CA, United States Advanced Technology Search Full time

    Our client is a leading maker of ASIC technology for wireless infrastructure, cloud computing, machine learning, and networking. They develop advanced technologies in the industry in areas such as 2.5D and 3D interconnects. They are currently looking for a Physical Design Engineer who will have experience with physical layout skills to develop next...


  • San Jose, CA, United States Cisco Systems, Inc. Full time

    The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed. Your Impact As a physical design engineer you will be...


  • Sunnyvale, CA, United States Tachyum Inc. Full time

    Responsibilities Responsible for implementation of ultra-high performance and low power data processing chip Work with RTL designers to achieve PPA goals and suggest appropriate tradeoffs Floor-planning, experimenting with placement and routing techniques for better PPA Do timing closure for very high frequency designs with possible hand placement of logic...


  • Irvine, CA, United States Encore Semi Llc Full time

    Job Title: Senior Physical Design Engineer Full-time: W2 Hourly + Benefits + Bonuses / Contractor Work Status: US Citizen / US Permanent Resident Location: Irvine CA Senior Physical Design Engineer As a Senior Digital Physical Design Engineer, you will work as a team member on block level and chip level physical design tasks. You will perform P&R...


  • San Jose, CA, United States Cisco Systems, Inc. Full time

    The application window is expected to close on 11/30/2024. This is an onsite role and will require working out of the Milpitas/San Jose office location. Who We Are The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for...


  • Sunnyvale, United States Encore Semi Llc Full time

    Job Title: Senior Physical Design Engineer Full-time: W2 Hourly + Benefits + Bonuses / Contractor Work Status: US Citizen / US Permanent Resident Location: Sunnyvale CA As a Senior Digital Physical Design Engineer, you will work as a team member on block level and chip level physical design tasks. You will perform P&R implementation of high-performance SoC...


  • Sunnyvale, California, United States Apple Inc. Full time

    At Apple, innovation is in our DNA. We empower talented individuals to bring their passion and dedication to the table, driving extraordinary products, services, and experiences that transform industries. As a Senior Physical Design Engineer on our SOC Architecture team, you will be part of a dynamic and hardworking group that pushes the boundaries of what...


  • San Jose, CA, United States Cisco Systems, Inc. Full time

    The application window is expected to close on 11/30/2024This is an onsite role and will require working out of the Milpitas/San Jose office location.Who We Are The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and...


  • Santa Clara, CA, United States Marvell Semiconductor, Inc. Full time

    About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire...


  • Sunnyvale, United States Apple Inc. Full time

    Physical Design Engineer, Machine Learning At Apple we believe our products begin with our people. By hiring a diverse team, we drive creative thought. By giving that team everything they need, we drive innovation. By hiring incredible engineers, we drive precision. And through our collaborative process, we build memorable experiences for our customers!...


  • Sunnyvale, United States Chelsea Search Group, Inc. Full time

    Senior Physical Design EngineerSunnyvale, CA (Onsite/Hybrid)Start Date: November or DecemberWork Status: US Citizen onlyHourly Rate: $80-$90 on 1099 or C2C6-12 months contract with possible extensionsThe ideal candidates should be highly proficient in using all the Synopsys EDA tools/flows with little to no ramp-up time needed to make an immediate impact....

Physical Design Engineer

2 months ago


Sunnyvale CA United States L&T Technology Services Full time

Location: Austin, TX or Sunnyvale, CA


Qualification/Experience/Skills Required:


  • 10+ years industry experience, BS EE.
  • Hands-on tape-out experience performing timing and physical verification closure on 5nm FinFET TSMC process or similar/lower technology nodes.
  • Hands-on experience with block level physical design (Floorplanning to GDSII).
  • Experience with SoC level integration (multiple blocks, SoC floorplan, clocking, and timing analysis) preferred.
  • Expertise in Cadence (Innovus) P&R, Synopsys PrimeTime/StarRC/ICV, Ansys Redhawk, and Mentor Graphics Caliber EDA tools.
  • Proficiency in scripting languages, such as Makefiles, Tcl, Unix Shell, Python.
  • Hands-on experience in writing scripts to improve or develop flow from scratch.
  • Solid engineering understanding of the underlying concepts of IC design, implementation flows, and methodologies for deep submicron design.


Roles & Responsibilities:


  • Block level floor planning and physical design activities for one or more blocks.
  • Block level physical design includes floorplan, power plan, placement, CTS, timing analysis, and route optimization.
  • Signoff timing and physical verification closure.
  • As part of the block level implementation, you will need to ensure the floorplan is optimal, congestion issues are resolved, and timing is under control at every stage from synthesis, placement, CTS, and route stages.
  • Signoff tasks include Timing closure with crosstalk and OCV under Multi-Mode Multi-corner conditions, Noise signoff, Physical verification including LVS, DRC, Antenna, and IR closure.
  • Flow development/automation.