ASIC Verification Engineer

2 weeks ago


San Jose, United States European Recruitment Full time

ASIC Verification Engineer- System Verilog / UVM


We are partnered up with a well-established Semiconductor organisation who enable state of the art perception for autonomous vehicles who are looking for Senior ASIC Verification Engineer to join their team in California.


If this is you please continue reading below


Responsibilities:


  • Ensure the pre-silicon correctness and quality of a multi-million gate ASIC that integrates computational accelerators and 3rd-party SoC IP blocks.
  • SoC/Subsystem verification of embedded CPUs such as ARM/RISC-V and interconnect subsystem (including C and assembly diag validation)
  • Architect and implement complex RTL designs.
  • Work closely with design and architecture teams to understand the functional and performance goals of the design; and work together to make the design-under-test work under all specified circumstances.


Qualifications:


  • 5+ years of ASIC design experience, RTL logic Design
  • Knowledge of ARM/MIPS/RISC-V Architectures, Memory hierarchy, Cache coherency, Virtual memory, Multicore CPU operation
  • Familiarity with AMBA/APB/AXI Protocol
  • Familiarity with processor peripheral interfaces like SPI, eMMC, *MII, GPIO, I2C ....
  • Excellent Verilog/System Verilog programming skills.
  • Experience with UVM (or similar).


Keywords: UVM / ASIC /System Verilog / Verilog / Python / Perl/ RTL Design


If interested Apply via LinkedIn, or send your CV to fm@eu-recruit.com


By applying to this role you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice ()



  • San Jose, United States Knewin Full time

    Who We AreThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. With ~2,100 employees across 16 countries, we design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco...


  • San Jose, United States Knewin Full time

    Who We Are The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. With ~2,100 employees across 16 countries, we design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco...


  • San Jose, United States USA Tech Recruitment Full time

    Are you an ASIC Verification Engineer that is on the market for a new opportunity at a highly funded and expanding startup, working on cutting edge projects at the forefront of autonomous driving and AI as a whole?At European Recruitment we are working alongside a widely successful Bosch, Continental and BMW backed startup with locations in the US and Europe...

  • ASIC Verification Engineer

    Found in: Jooble US O C2 - 5 days ago


    San Francisco, CA, United States IC Resources Full time

    ASIC Design Verification Engineer GREECE! This is an interesting opportunity for either a current Engineer working in Greece or a European Engineer who wants to move to Greece to join a company focusing on AI integration from cloud to edge and GPU solutions. As a Senior Verification Engineer, you will undertake the planning and verification activities for...


  • San Jose, United States TCWGlobal Full time

    Job DescriptionJob DescriptionASIC Design EngineerRemote, USAW2 Contract 6 Months$111/hr + BenefitsWe are a leading provider of smart, connected, and secure embedded control solutions. Our solutions serve more than 125,000 customers across the industrial, automotive, consumer, aerospace and defense, communications, and computing markets.As a member of our...


  • San Jose, United States TCWGlobal Full time

    Job DescriptionJob DescriptionASIC Design EngineerRemote, USAW2 Contract 6 Months$111/hr + BenefitsWe are a leading provider of smart, connected, and secure embedded control solutions. Our solutions serve more than 125,000 customers across the industrial, automotive, consumer, aerospace and defense, communications, and computing markets.As a member of our...

  • ASIC Design Engineer

    3 weeks ago


    San Jose, United States TCWGlobal Full time

    Job DescriptionJob DescriptionASIC Design EngineerRemote, USAW2 Contract 6 Months$111/hr + BenefitsWe are a leading provider of smart, connected, and secure embedded control solutions. Our solutions serve more than 125,000 customers across the industrial, automotive, consumer, aerospace and defense, communications, and computing markets.As a member of our...

  • ASIC Design Engineer

    2 weeks ago


    San Jose, United States TCWGlobal Full time

    Job DescriptionJob DescriptionASIC Design EngineerRemote, USAW2 Contract 6 Months$111/hr + BenefitsWe are a leading provider of smart, connected, and secure embedded control solutions. Our solutions serve more than 125,000 customers across the industrial, automotive, consumer, aerospace and defense, communications, and computing markets.As a member of our...

  • ASICS Engineer

    Found in: Jooble US O C2 - 3 weeks ago


    San Diego, CA, United States Spectraforce Technologies Full time

    ASICS Engineer Duration: 12 Months Location: Onsite (San Diego, CA) Job Description: Principal Duties & Responsibilities: Leverages advanced ASIC knowledge and experience to define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low...


  • San Jose, United States CareerBuilder Full time

    Location: San Jose, CA or Remote Relocation okay. H1 transfer okay. Client is in the AI space. Responsibilities: Pre-silicon correctness and quality of a multi-million gate ASIC that integrates computational accelerators and 3rd-party SoC IP blocks. SoC/Subsystem verification of embedded CPUs such as ARM/RISC-V and interconnect subsystem (including C and...

  • Design Verification Engineer

    Found in: Appcast Linkedin GBL C2 - 3 weeks ago


    San Jose, United States Acceler8 Talent Full time

    Design Verification Engineer – San Jose, CA Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions.You'll play a key role by ensuring their perception software sees the road correctly, collaborating...

  • Design Verification Engineer

    Found in: Appcast US C2 - 3 weeks ago


    San Jose, United States Acceler8 Talent Full time

    Design Verification Engineer – San Jose, CA Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions.You'll play a key role by ensuring their perception software sees the road correctly, collaborating...

  • Sr. Verification Engineers

    Found in: Appcast Linkedin GBL C2 - 3 weeks ago


    San Jose, United States Tripod Networking Full time

    Location: San Jose, CA or RemoteRelocation okay.H1 transfer okay.Client is in the AI space.Responsibilities:Pre-silicon correctness and quality of a multi-million gate ASIC that integrates computational accelerators and 3rd-party SoC IP blocks.SoC/Subsystem verification of embedded CPUs such as ARM/RISC-V and interconnect subsystem (including C and assembly...


  • San Jose, United States Tripod Networking Full time

    Location: San Jose, CA or RemoteRelocation okay.H1 transfer okay.Client is in the AI space.Responsibilities:Pre-silicon correctness and quality of a multi-million gate ASIC that integrates computational accelerators and 3rd-party SoC IP blocks.SoC/Subsystem verification of embedded CPUs such as ARM/RISC-V and interconnect subsystem (including C and assembly...

  • Sr. Verification Engineers

    Found in: Appcast US C2 - 3 weeks ago


    San Jose, United States Tripod Networking Full time

    Location: San Jose, CA or RemoteRelocation okay.H1 transfer okay.Client is in the AI space.Responsibilities:Pre-silicon correctness and quality of a multi-million gate ASIC that integrates computational accelerators and 3rd-party SoC IP blocks.SoC/Subsystem verification of embedded CPUs such as ARM/RISC-V and interconnect subsystem (including C and assembly...


  • San Jose, United States Conductor Full time

    What You’ll Do High performance computing, AI / ML have resulted in rapid transformation of semiconductor industry especially in datacenter, automotive , networking etc domains. This growth has been driving increasing needs for innovative and integrated ASIC services and solutions. Samsung Foundry is expanding ASIC Engineering to support this need in North...

  • ASIC Physical Design Engineer, Proto

    Found in: Jooble US O C2 - 5 days ago


    San Jose, CA, United States Block Full time

    Job Description Apply promptly! A high volume of applicants is expected for the role as detailed below, do not wait to send your CV. Team Overview We believe everyone should be able to participate and thrive in the economy. We believe bitcoin plays an essential role in the future of payments and the world’s economy. We believe that the status quo of...

  • Senior Design Verification Engineer

    Found in: Appcast Linkedin GBL C2 - 3 weeks ago


    San Jose, United States Mirafra Technologies Full time

    Architect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog, SVA ○ Develop test plans and coverage metrics from specifications and write block and chip-level tests in C,SV,UVM ○ Debug RTL and Gate simulations and work with...

  • Senior Design Verification Engineer

    Found in: Appcast US C2 - 3 weeks ago


    San Jose, United States Mirafra Technologies Full time

    Architect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog, SVA ○ Develop test plans and coverage metrics from specifications and write block and chip-level tests in C,SV,UVM ○ Debug RTL and Gate simulations and work with...


  • San Jose, United States Mirafra Technologies Full time

    Architect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog, SVA Develop test plans and coverage metrics from specifications and write block and chip-level tests in C,SV,UVM Debug RTL and Gate simulations and work with design...