Design Verification Engineer

6 months ago


San Jose, United States Intelliswift Software Full time

Title: Design Verification Engineer

Location: San Jose, CA, Austin, TX, Phoenix, AZ

Duration: 12 Months.

Pay Rate: $75 to $80/hr


Job Description:

  • Testbench development - System Verilog UVM and C tests
  • Integration/development of C tests/APIs and SW build flow
  • Integration/development of UVM mailboxes and HW/SW communication components
  • Test plan development
  • Power Aware testbench development and simulations
  • Seamless porting between simulation/emulation/prototyping platforms
  • Regression setup and debug for RTL/Gate Level Netlist/UPF PA sim/Emulation/Proto
  • Coverage collection and closure
  • Working with cross functional teams (DV/Arch/Design/FW) to identify coverage scope
  • Engage with the team to drive continuous improvement to the verification environment to find more bugs and improve coverage
  • Work as a team to grow together.
  • Mentor and coach junior team members


Here’s what you need:

· A minimum of three years of experience with SoC Design Verification

· Bachelor’s Degree or equivalent (12 years) work experience (If an, Associate’s Degree with 6 years of work experience)


Skills: CPU, Cortex/ARM Cortex, UVM, Verilog, Test Bench


Intelliswift Software is an Equal Employment Opportunity (EEO) employer and does not discriminate on the basis of age, color, national origin, citizenship status, physical or mental disability, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, genetic information, marital status, status with regard to public assistance, veteran status or any other characteristic protected by federal, state or local law.



  • san jose, United States Sintegra Inc. Full time

    Position Summary:We are seeking a highly skilled Design Verification Engineer with experience in domains such as PCIe and DDR. The ideal candidate will have a background in working with companies that develop SOC. This position requires working on-site for one of our clients in San Jose, California.Responsibilities:Develop and execute verification plans for...


  • san jose, United States Sintegra Inc. Full time

    Position Summary:We are seeking a highly skilled Design Verification Engineer with experience in domains such as PCIe and DDR. The ideal candidate will have a background in working with companies that develop SOC. This position requires working on-site for one of our clients in San Jose, California.Responsibilities:Develop and execute verification plans for...


  • San Jose, United States Sintegra Inc. Full time

    Position Summary:We are seeking a highly skilled Design Verification Engineer with experience in domains such as PCIe and DDR. The ideal candidate will have a background in working with companies that develop SOC. This position requires working on-site for one of our clients in San Jose, California.Responsibilities:Develop and execute verification plans for...


  • San Jose, United States Noblesoft Technologies Full time

    Role : Design Verification EngineerLocation : San Jose CA (Onsite)Responsibilities:● Develop verification methodology and testbenches for digital and mixed-signal blocks● Test plan, coverage analysis and closure for parallel link and SerDes IP blocks and on-chip interconnectsBasic Qualifications:● BS, MS in Electrical Engineering, Computer Engineering,...


  • san jose, United States Acceler8 Talent Full time

    Acceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed for the future of HPC and AI applications. The company has successfully closed a large Series A funding round and secured a significant partnership with a global industry leader.They are looking for a Principal ASIC Design...


  • san jose, United States Acceler8 Talent Full time

    Acceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed for the future of HPC and AI applications. The company has successfully closed a large Series A funding round and secured a significant partnership with a global industry leader.They are looking for a Principal ASIC Design...


  • San Jose, United States ACL Digital Full time

    Position: Design Verification EngineerLocation: San Jose/Austin (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Experience in verification of SerDes IP block interfaces in a complex SoC fabric...


  • San Jose, United States Canvendor Full time

    Current state-of-the-art testbench development such as UVM methodologyExperience in design verification with UVM and SystemVerilog is a MUSTLocation -Hybrid 3 to 4 days per week Technical - As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities •...


  • san jose, United States Canvendor Full time

    Current state-of-the-art testbench development such as UVM methodologyExperience in design verification with UVM and SystemVerilog is a MUSTLocation -Hybrid 3 to 4 days per week Technical - As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities •...


  • san jose, United States Canvendor Full time

    Current state-of-the-art testbench development such as UVM methodologyExperience in design verification with UVM and SystemVerilog is a MUSTLocation -Hybrid 3 to 4 days per week Technical - As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities •...


  • San Jose, United States Bayone Full time

    We have 1 opening in Austin and another opening in either San Jose or San Diego. **Hybrid 3 to 4 day per week** Reminder NO H1B or anyone that will need a H1B Sponsorship Open to 1099 or C2C, but candidate must be a direct 1:1 with your firm. - Candidate local to the San Jose market. (Top 2 candidates only per supplier only) - Current state-of-the-art...


  • san jose, United States ACL Digital Full time

    Position: Design Verification EngineerLocation: San Jose/Austin (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Knowledge of GPU, experience with Shader, Texture, or Memory System a...


  • san jose, United States ACL Digital Full time

    Position: Design Verification EngineerLocation: San Jose/Austin (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Knowledge of GPU, experience with Shader, Texture, or Memory System a...


  • San Jose, United States ACL Digital Full time

    Position: Design Verification EngineerLocation: San Jose/Austin (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Knowledge of GPU, experience with Shader, Texture, or Memory System a...


  • san jose, United States Mastech Digital Full time

    Job Title: Senior Design Verification EngineerLocation : San Jose, CA or San Diego, CA (Hybrid)Contract RoleRequirement:BS/MS/PhD (or equivalent experience) 12+ years of relevant experience in Verification. Must have knowledge of entire testbench , flow, setup and Assigning taskVerification: Experience at all level - Block level - subsystem level.Proficient...


  • san jose, United States Mastech Digital Full time

    Job Title: Senior Design Verification EngineerLocation : San Jose, CA or San Diego, CA (Hybrid)Contract RoleRequirement:BS/MS/PhD (or equivalent experience) 12+ years of relevant experience in Verification. Must have knowledge of entire testbench , flow, setup and Assigning taskVerification: Experience at all level - Block level - subsystem level.Proficient...


  • san jose, United States Oho Group Ltd Full time

    THIS IS NOT AN ENTRY LEVEL ROLE - PLEASE NO RECENT GRADUATESA $100m+ VC backed RISC-V scale up are looking for multiple Verification Engineers as they continue to accelerate their growth this year!They are at 400 people worldwide so have already been able to circumnavigate a lot of the typical speedbumps that effect early stage companies.They have in place...


  • san jose, United States Oho Group Ltd Full time

    THIS IS NOT AN ENTRY LEVEL ROLE - PLEASE NO RECENT GRADUATESA $100m+ VC backed RISC-V scale up are looking for multiple Verification Engineers as they continue to accelerate their growth this year!They are at 400 people worldwide so have already been able to circumnavigate a lot of the typical speedbumps that effect early stage companies.They have in place...


  • San Jose, United States Oho Group Ltd Full time

    THIS IS NOT AN ENTRY LEVEL ROLE - PLEASE NO RECENT GRADUATESA $100m+ VC backed RISC-V scale up are looking for multiple Verification Engineers as they continue to accelerate their growth this year!They are at 400 people worldwide so have already been able to circumnavigate a lot of the typical speedbumps that effect early stage companies.They have in place...


  • San Jose, United States Advanced Micro Devices, Inc. Full time

    We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the...