Senior Design Verification Engineer
4 weeks ago
Company
Quest Global
Job Area
Hardware Engineering
Job Description Summary
General Summary:
Senior Design Verification Engineer
Join the Quest Global as a Senior Design Verification Engineer for the most cutting-edge work. Quest Global assists its customers in developing their next generation flagship product lines (mobile devices, complex routers/switches, consumer products, storage, microprocessor, graphics
processors etc.). This includes developing cutting edge technologies that are key and rare in the industry. We offer a fun, creative and flexible work environment.
As a Senior Design Verification Engineer, you will work with different teams like microarchitecture, SOC, GPU, CPU, Defence teams to implement the designs meeting aggressive power, area and performance goals using industry standard tools/flows.
Title :: Senior Design Verification Engineer
Location :: San Jose, California
Expection from Engineer ::
JOB DESCRIPTION 1
- Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc.
- Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills.
- Good knowledge of EDA tools. Experience with signal processing and MATLAB/Simulink flows a plus.
- Experience with AMS/Low Power verification techniques and verifying mixed signal ICs a plus
- Familiarity with assertion writing and formal verification is a plus.
JOB DESCRIPTION 2
- General DV skills, someone who can understand the specs, work with designers, write SV tests, and good at debug. Looking for mid-level experience
JOB DESCRIPTION 3
- DV background, but more focused or specialized in the python scripting, tool implementation using python, looking for mid/sr level experience.
-
Design Verification Engineer
18 hours ago
San Jose, United States Synapse Design Full timeSynapse ( A Quest Global Company) is seeking talent for mixed signal design verification engineer job position. Below is the job description :: Title :: Analog Mixed Signal Design Verification Engineer Location :: San Jose,CA Staff Verification with a some design experience. 8+ years of practical design and verification experience using SystemVerilog...
-
Senior Design Verification Engineer
2 weeks ago
San Jose, United States QuEST Global Full timeCompany Quest Global Job Area Hardware Engineering Job Description Summary General Summary: Senior Design Verification Engineer Join the Quest Global as a Senior Design Verification Engineer for the most cutting-edge work. Quest Global assists its customers in developing their next generation flagship product lines (mobile devices, complex routers/switches,...
-
Senior Design Verification Engineer
3 weeks ago
San Jose, United States QuEST Global Full timeCompany Quest Global Job Area Hardware Engineering Job Description Summary General Summary: Senior Design Verification Engineer Join the Quest Global as a Senior Design Verification Engineer for the most cutting-edge work. Quest Global assists its customers in developing their next generation flagship product lines (mobile devices, complex routers/switches,...
-
Design Verification Engineer
2 days ago
San Jose, United States Synapse Design Inc. Full timeSynapse ( A Quest Global Company) is seeking talent for mixed signal design verification engineer job position. Below is the job description ::Title :: Analog Mixed Signal Design Verification Engineer Location :: San Jose,CAStaff Verification with a some design experience. 8+ years of practical design and verification experience using SystemVerilog UVM and...
-
Design Verification Engineer
3 days ago
San Jose, United States Synapse Design Inc. Full timeSynapse ( A Quest Global Company) is seeking talent for mixed signal design verification engineer job position. Below is the job description ::Title :: Analog Mixed Signal Design Verification Engineer Location :: San Jose,CAStaff Verification with a some design experience. 8+ years of practical design and verification experience using SystemVerilog UVM and...
-
Senior Design Verification Engineer
4 weeks ago
San Jose, United States Quest Global Full timeCompanyQuest GlobalJob AreaHardware EngineeringJob Description SummaryGeneral Summary:Senior Design Verification EngineerJoin the Quest Global as a Senior Design Verification Engineer for the most cutting-edge work. Quest Global assists its customers in developing their next generation flagship product lines (mobile devices, complex routers/switches,...
-
Design Verification Engineer
5 days ago
San Jose, United States Synapse Design Full timeSynapse Design is looking forward to hire Design Verification Engineer expert. Experience:: +10 years Requirements: Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python. Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling. Experience in triaging regressions, debugging, and resolving...
-
Design Verification Engineer
4 weeks ago
San Jose, United States Synapse Design Full timeSynapse Design is looking forward to hire Design Verification Engineer expert. Experience:: +10 years Requirements: Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python. Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling. Experience in triaging regressions, debugging, and resolving...
-
Design Verification Engineer
2 months ago
San Jose, United States Synapse Design Inc. Full timeSynapse Design is looking forward to hire Design Verification Engineer expert.Experience:: +10 yearsRequirements:Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python.Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling.Experience in triaging regressions, debugging, and resolving down...
-
Design Verification Engineer
2 months ago
San Jose, United States Synapse Design Inc. Full timeSynapse Design is looking forward to hire Design Verification Engineer expert.Experience:: +10 yearsRequirements:Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python.Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling.Experience in triaging regressions, debugging, and resolving down...
-
Design Verification Engineer
2 months ago
San Jose, United States Synapse Design Inc. Full timeSynapse Design is looking forward to hire Design Verification Engineer expert.Experience:: +10 yearsRequirements:Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python.Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling.Experience in triaging regressions, debugging, and resolving down...
-
Design Verification Engineer
2 months ago
San Jose, CA, United States Synapse Design Inc. Full timeSynapse Design is looking forward to hire Design Verification Engineer expert. Experience:: +10 years Requirements: Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python. Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling. Experience in triaging regressions, debugging, and...
-
Senior Design Verification Engineer
2 weeks ago
San Jose, United States Mirafra Technologies Full timeArchitect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog, SVA ○ Develop test plans and coverage metrics from specifications and write block and chip-level tests in C,SV,UVM ○ Debug RTL and Gate simulations and work with design...
-
Senior Design Verification Engineer
2 weeks ago
San Diego, United States QuEST Global Full timeCompanyQuest Global Apply fast, check the full description by scrolling below to find out the full requirements for this role. Job AreaHardware Engineering Job Description Summary General Summary: Senior Design Verification Engineer Join the Quest Global as a Senior Design Verification Engineer for the most cutting-edge work. Quest Global assists its...
-
Senior Design Verification Engineer
7 days ago
San Jose, United States Canvendor Full timeTitle : Design Verification Engineer Location : San Jose , CA / San Diego , CA (Hybrid 3 days onsite per week) Employment Type : Long Term contract Requirements: • 5-15 year’s industry experience in a design verification role. • Proficient in System Verilog/UVM/OVM, OOP/C++ • Knowledge of GPU, experience with Shader, Texture, or Memory System a...
-
Senior Design Verification Engineer
3 weeks ago
San Diego, United States QuEST Global Full timeCompany Quest Global Apply fast, check the full description by scrolling below to find out the full requirements for this role. Job Area Hardware Engineering Job Description Summary General Summary: Senior Design Verification Engineer Join the Quest Global as a Senior Design Verification Engineer for the most cutting-edge work. Quest Global assists its...
-
Senior Design Verification Engineer
2 months ago
San Jose, United States Mirafra Technologies Full timeArchitect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog, SVA ○ Develop test plans and coverage metrics from specifications and write block and chip-level tests in C,SV,UVM ○ Debug RTL and Gate simulations and work with...
-
Senior Design Verification Engineer
4 weeks ago
San Jose, United States Mirafra Technologies Full timeArchitect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog, SVA Develop test plans and coverage metrics from specifications and write block and chip-level tests in C,SV,UVM Debug RTL and Gate simulations and work with design...
-
Senior Design Verification Engineer
2 months ago
San Jose, United States Mirafra Technologies Full timeArchitect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog, SVA ○ Develop test plans and coverage metrics from specifications and write block and chip-level tests in C,SV,UVM ○ Debug RTL and Gate simulations and work with...
-
Design Verification Engineer
1 month ago
San Jose, United States The Ladders Full timeRole Description This is a full-time, on-site role as a Design Verification Engineer SOC at Mirafra Technologies. As a Design Verification Engineer SOC, you will be responsible for tasks such as formal verification, RTL design, computer architecture, functional verification, and debugging. Your work will contribute to the development and validation of...