Layout Design Engineer
Save this job and keep your search organized
Create a free account to save jobs, create alerts and return to this listing from your dashboard.
By continuing, you agree to our Terms & Privacy Policy.
Job Description
Manage the complete custom layout process for SRAM Bitcell arrays, memory periphery, test structures, and memory macros in advanced CMOS technologies.
• Develop and improve floor plans for SRAM and memory blocks, covering array layout, periphery positioning, power grid design, routing channels, and macro assembly.
• Carry out, debug, and complete DRC, LVS, ERC, antenna, and associate physical verification check with tools such as Calibre, ICV, or similar workflows.
• Support EM/IR review, power integrity, density/fill, DFM, dummy insertion, layout-dependent effects, and other requirements for Tape out.
• Collaborate with circuit designers to convert schematics into layouts, ensuring matching, symmetry, shielding, parasitic targets, and reliability constraints are maintained.
• Collaborate with PnR and integration teams to resolve top-level DRC/LVS, pin access, boundary, routing, power-grid, and macro-integration issues.
• Implement and advance layout methodology, checklists, reusable practices, and quality standards for consistent memory IP delivery.
• Collaborate with foundry, CAD, and methodology teams on rule interpretation, deck behavior, waivers, and advanced-node process constraints.
• Review layouts, mentor junior engineers, and help raise layout quality and execution rigor across the team. KEY REQUIRED
SKILLS:
• Have a BSEE or equivalent experience.
• 10+ years of custom IC layout experience, including 5+ years in SRAM, memory compiler, or full-custom memory IP layout.
• Hands-on participation in advanced CMOS technology initiatives, preferably concentrating on FinFET or GAA nodes at 5nm, 3nm, or smaller dimensions.
• Solid grasp of SRAM and memory layout principles.
• Extensive experience in Cadence Virtuoso applied to custom layout creation and assessment.
• Extensive experience in DRC/LVS debugging using Calibre, ICV, or similar physical verification tools.
• Experience with floor planning, block-level routing, macro assembly, pin planning, boundary/interface management, and top-level physical verification.
• Direct familiarity with advanced-node layout limitations and layout-dependent phenomena, including LOD, density/fill, matching, symmetry, shielding, electromigration, IR drop, and DFM or similar expertise.
• Ability to work effectively with circuit build, physical build, integration, CAD, and foundry teams.
• Clear communication, strong ownership, good judgment, and the ability to mentor other engineers. Knowledge of layout automation or AI tools is a definite plus.
-
Layout Design Engineer
1 day ago
Santa Clara, California, United States Infobahn Softworld Inc Full-timeSenior SRAM / Memory Custom Layout Engineer Santa Clara, CA 12+ Months Contract Client: NVIDIA Position Overview We are seeking a highly experienced Senior SRAM / Memory Custom Layout Engineer to lead custom physical layout development for SRAM bitcell arrays, memory periphery, test structures, and memory macros in advanced CMOS technologies. The ideal...
-
Senior Photonic Layout Design Engineer
2 days ago
Santa Clara, California, United States NVIDIA Full-time $148,000 - $276,000 ContractAre you seeking an outstanding opportunity? We are looking for a Senior Photonic Layout Design Engineer – someone who is excited to join a growing group of diverse individuals responsible for handling high-speed mixed-signal & Silicon Photonic Designs! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 fueled the...
-
Senior Mask Layout Design Engineer
2 days ago
Santa Clara, California, United States NVIDIA Full-time $132,000 - $207,000 ContractAre you a Mask Layout Design Engineer who is seeking an outstanding opportunity? We are looking for a Senior Mask Layout Design Engineer – someone who is excited to join a growing group of diverse individuals responsible for handling high-speed mixed-signal circuit designs! NVIDIA has continuously reinvented itself over two decades. Our invention of the...
-
Integrated Circuit Layout Engineer
4 hours ago
Santa Barbara, California, United States Senseeker Full-timeJob Description: Senseeker is seeking an integrated circuit (IC) layout engineer to join our IC team and perform 65 nm to 180 nm CMOS mixed-signal layout for our readout integrated circuits (ROICs). Responsibilities include chip floor planning, collaborating closely with design engineers to provide critical feedback on circuit designs and power distribution...
-
Mechanical Design Engineer
2 days ago
Santa Clara, California, United States Applied Materials Full-time $124,000 - $171,000 ContractWho We Are Applied Materials is the global leader in materials science and engineering solutions that are at the foundation of virtually every new semiconductor chip and advanced display in the world. The equipment that we create and service is essential to advancing AI and accelerating the commercialization of next-generation semiconductor chips. Join us...
-
Digital Layout Design Engineer
1 week ago
Santa Clara, CA, Santa Clara County, CA; California, United States Apple Inc. Full-timeSanta Clara, California, United States Hardware Do you have a passion for crafting entirely new solutions? As part of our Digital Design Engineering group, you’ll take imaginative and revolutionary ideas and determine how to turn them into reality! You and your team will apply engineering fundamentals and start from scratch if needed, bringing...
-
Physical Design Engineer
3 days ago
Santa Clara, California, United States Qualcomm Full-time $159,600 - $239,400 ContractCompany: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: Job Description As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drive communication and data processing transformation, helping create a smarter, more connected...
-
SoC Design Verification Engineer
1 day ago
Santa Clara, California, United States Ampere Full-time $147,000 - $239,000 ContractDescription Invent the future with us. Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient AI compute. As a pioneer in the new frontier of energy efficient high-performance computing, Ampere is part of the Softbank Group of companies...
-
Principal Physical Design Engineer
2 days ago
Santa Clara, California, United States SiTime Corporation Full-timeAbout SiTime SiTime is the Precision Timing company. Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and...
-
Systems Design Engineer
4 days ago
Santa Clara, California, United States Saicon Full-timeThe Role: Data Center Platform Engineering Group (DPEG) is looking for on-site (mandatory) 1st shift Systems Design Engineer that can work complex issues/problems as they arise in the lab or Data Center. Person will be responsible for going through a ticketing system to check tickets that come in during the individuals working hours: debugging SW and HW...
