Current jobs related to Director, ASIC Design - San Jose, California - Credo Semiconductor

  • ASIC Design Engineer

    2 weeks ago

    San Jose, California, United States Randstad USA Full time

    Job SummaryWork with an industry first leader in network building as a ASIC Design Engineer in San Jose, CA. This is a growing company that is offering a direct hire opportunity for a critical role on their team. In this role you will bridge the gap between clients and internal team members regarding their systems design needs. Ideal candidates will have...

  • ASIC Design Engineer Intern

    19 hours ago

    San Jose, California, United States SK hynix memory solutions America Inc. Full time

    About the CompanyAt SK Hynix Memory Solution,we're at the forefront of semiconductor innovation, developing advanced memory solutions that power everything from smartphones to data centers. As a global leader in DRAM and NAND flash technologies, we drive the evolution of advancing mobile technology, empowering cloud computing, and pioneering future...

  • ASIC Intern

    1 week ago

    San Jose, California, United States Etched Full time

    ASIC InternLocation: San Jose, CATeam: Hardware Engineering (ASIC)About EtchedEtched is building the world's first AI inference system purpose-built for transformers - delivering over 10x higher performance and dramatically lower cost and latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video...

  • Intern - Engineering (ASIC Physical Design)

    2 weeks ago

    San Jose, California, United States Microchip Technology Inc. Full time $19 - $30

    Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B) global organization? We...

  • ASIC Test development Engineer

    6 days ago

    San Jose, California, United States Hewlett Packard Enterprise Full time $153,500 - $310,500

    ASIC Test development EngineerThis role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week from an HPE office Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications...

  • ASIC Product Engineer

    2 days ago

    San Jose, California, United States Micron Technology Full time

    Collaborate with design teams during the final stages of ASIC development. Develop and execute NPI plans, including test and validation strategies. Work closely with cross-functional teams to ensure successful tape-out and transition to production. Troubleshoot and resolve manufacturing issues. Implement process improvements to enhance yield and reduce...

  • ASIC PD Coop

    1 week ago

    San Jose, California, United States Nokia Full time

    Job DescriptionAt Nokia of America, we're seeking a talented and motivated ASIC PD Coop to join our NI ON Comp R&D ASICs & Architecture 4B department. In this role, you'll be an integral part of our Physical Design sub-group, supporting various tasks that contribute to the successful tape-out of Nokia's ASICs. Your work will focus on applying data mining and...

  • ASIC Design Verification Engineer

    2 weeks ago

    San Diego, California, United States Qualcomm Full time

    CompanyQualcomm Technologies, Inc.Job AreaEngineering Group, Engineering Group > ASICS EngineeringGeneral SummaryAs a leading technology innovator, Qualcomm pushes the boundaries to enable next generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Design Verification Hardware Engineer, you...

  • Director Digital Design Engineer

    1 week ago

    San Jose, California, United States Astera Labs Full time $218,500 - $260,000

    Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions grounded in open standards. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs' Intelligent Connectivity Platform integrates CXL, Ethernet, PCIe, and...

  • ASIC Engineer Sr Staff

    4 days ago

    San Jose, California, United States Hewlett Packard Enterprise Full time

    ASIC Engineer Sr StaffThis role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week from an HPE office Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they...

Director, ASIC Design

2 weeks ago

San Jose, California, United States Credo Semiconductor Full time

Credo is engineering the future of high-speed connectivity for the AI-driven world. With a deeply rooted legacy of innovation and a passion for solving the most complex networking challenges, we deliver industry-leading solutions that power the next generation of cloud, AI, and hyperscale data centers.

Credo is pioneering a systems-level approach to connectivity, integrating hardware, software, and architecture to deliver holistic solutions. This strategy not only differentiates us in the market but also creates significant value for our customers by accelerating deployment, improving performance, and reducing complexity across their infrastructure.

At Credo, you'll be part of a team of world-class technologists and engineers that thrive on pushing the limits of what's possible for some of the world's most important companies. Our portfolio includes cutting edge solutions including our software, optical DSPs, PCIe/CXL products, SerDes IP, and advanced Active Electrical Cables (AECs) all designed for maximum performance, energy efficiency, and scalability.

We foster a culture of technical excellence, collaboration, and continuous learning, where your ideas can shape the future of connectivity. From silicon architects to systems engineers, every role at Credo contributes to solving real-world problems at scale.

Join us and help us architect the next generation of disruptive networking technologies — because at Credo, We Connect.

About the Role

As a Director, ASIC Design you will lead the development of advanced ASIC solutions for next-generation data communication products. In this role, you will be responsible for driving chip development from concept to production, managing high-performing teams, and ensuring successful execution of complex ASIC projects. You will provide technical leadership, collaborate across functions, and deliver high-quality silicon that meets stringent performance and reliability standards.

You will work on all aspects of front-end ASIC design, including project definition, micro-architecture specification, and design and verification of complex logic blocks. Additionally, you will partner with PD, DFT, STA, and PV teams to ensure successful tape-outs and work closely with system teams for chip bring-up.

Responsibilities

  • Lead chip development: Oversee design, verification, validation, and physical implementation of complex ASIC projects to ensure bug-free, high-quality silicon.
  • Manage design & verification teams for large, high-speed ASICs.
  • Project planning & execution: Develop and maintain project schedules, ensuring timely delivery.
  • Provide technical leadership through all phases of ASIC development: architecture, micro-architecture, RTL design, verification, timing closure, and physical design.
  • Collaborate with PD, DFT, STA, PV, and system teams for successful tape-outs and chip bring-up.

Basic Qualifications

  • MS degree in Electrical Engineering or Computer Science with 15+ years of relevant experience in ASIC design.
  • Deep understanding of digital logic design and complex synchronous/asynchronous interfaces.
  • Proficiency in Verilog/SystemVerilog RTL design.
  • Knowledge of synthesis and static timing analysis.
  • Experience developing testbenches and test cases; familiarity with UVM.
  • Hands-on experience with chip bring-up and validation.
  • Proven track record of successful production tape-outs.
  • Familiarity with DFT methodology and physical design flow.
  • Hands-on experience with STA and timing closure.
  • Strong planning, estimation, and communication skills.
  • Ability to lead and mentor teams effectively.

Preferred Qualifications

  • Expertise in scripting languages (Python, Tcl, Perl, Shell).
  • Knowledge of EDA tools (Synopsys, Cadence, Mentor).
  • Experience with high-speed interfaces or SerDes.

The base salary range for this position is $210,000 – $240,000 a year. The base salary ultimately offered is determined through a review of education, experience, training, skills, qualifications, and location. This position is also eligible for a discretionary bonus, equity and a full range of medical and other benefits.

Credo is an Equal Opportunity Employer. We are committed to creating an inclusive environment for all employees and welcome applicants from diverse backgrounds without regard to race, color, religion, gender, sex, sexual orientation, national origin, genetic information, age, disability, veteran status, or any other legally protected basis.

If you have a disability or special need that requires accommodation to navigate our website or complete the application process, email