Principal Verification Design Engineer

3 days ago

Santa Clara, California, United States Marvell Technology Full time $124,420 - $186,400

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

As a Sr. Staff Engineer, you will lead micro-architecture and RTL development and HW/SW co-design efforts working across multi-functional teams, in developing state-of-the-art designs for the up and coming connectivity product roadmap.

Additional responsibilities will include, but not be limited to:

• Responsible for micro-architecture design and development of DSP logic.

• Working with Architects and Verification engineers to deliver develop complex, high performance and timing critical designs through all aspects of the front-end design flow (incl. timing closure and power optimization)

As a Sr. Staff Engineer, you will lead micro-architecture and RTL development and HW/SW co-design efforts working across multi-functional teams, in developing state-of-the-art designs for the up and coming connectivity product roadmap.

Additional responsibilities will include, but not be limited to:

• Responsible for micro-architecture design and development of DSP logic.

• Working with Architects and Verification engineers to deliver develop complex, high performance and timing critical designs through all aspects of the front-end design flow (incl. timing closure and power optimization)

What You Can Expect

  • Bachelor's degree in Computer Science, Electrical Engineering or related fields and 10+ years of related professional experience.

    • Master's degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5+ years of experience.

    • Extensive experience in Verilog/SystemVerilog, Synthesis, STA, low power design, Spyglass and Quality checks of the implemented RTL for LINT, CDC.

    • Hands on experience in scripting language such as Perl/Python.

    • Proven track record of delivering production-quality designs on aggressive development schedules.

    • Domain expertise in 802.3 standards and Serdes design is a plus.
  • Background in Digital Signal Processing, Error Correction codes and physical layer protocols through hands on prior experience is a plus.

What We're Looking For

  • Bachelor's degree in Computer Science, Electrical Engineering or related fields and 10-15 years of related professional experience.
  • Master's degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience.

Expected Base Pay Range (USD)

124, ,400, $ per annum

The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements 

At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at

Interview Integrity
 

As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.
 
Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-TT1

  • Design Verification Engineer

    3 days ago

    Santa Clara, California, United States Infobahn Softworld Inc Full time

    THE ROLE:Testbench/Verification Engineer for the Infinity Fabric team. The Fabric IP is a flexible and scalable high-performance coherent interconnect used in multiple product lines.THE PERSON:We are seeking an experienced testbench and verification engineer with exceptional programming skills, System Verilog and UVM experience, proven experience with...

  • Design Verification Engineer

    2 weeks ago

    Santa Clara, California, United States Baya Systems Full time $150,000 - $250,000 per year

    Job Title:Senior Hardware Verification EngineerLocation:Santa Clara, CAAbout the Role:We are seeking a seasoned Design Verification designer with a strong background in building testbenches and writing test sequences for complex IPs. The ideal candidate will play a key role in shaping our technology portfolio, bringing expertise and creativity to our...

  • SOC Design Verification Engineer

    1 week ago

    Santa Clara, California, United States PHIZENIX Full time

    We are seeking an experiencedSoC Design Verification Engineerwith a strong background inUVM-based verificationandSystemVerilogto join our dynamic engineering team. The ideal candidate will have hands-on experience in developing and executing complex verification environments, integrating C/C++ models, and debugging issues at both IP and subsystem levels.Key...

  • Lead Design Verification Engineer

    2 weeks ago

    Santa Clara, California, United States Advanced Micro Devices, Inc Full time $150,000 - $250,000 per year

    WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create...

  • AI/ML Design Verification Methodology Lead Engineer

    2 weeks ago

    Santa Clara, California, United States Qualcomm Full time $176,300 - $264,500

    Company:Qualcomm Atheros, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:As a AI/ML Design Verification Methodology Lead, will involve in developing and implementing verification strategies, methodologies, and environments to ensure the functionality, performance, and robustness of variety of Qualcomm WIFI, connectivity...

  • Senior Design Verification Engineer

    3 days ago

    Santa Clara, California, United States Skywaves Rise Full time

    Role summarySeeking a Senior Design Verification Engineer with 8+ years of experience in IP and subsystem‑level verification using SystemVerilog and UVM. The engineer will own verification of complex digital IPs/sub‑systems, drive coverage closure, and collaborate closely with RTL, architecture, and validation teams to deliver high‑quality silicon.Key...

  • CPU Design Verification Engineer

    4 days ago

    Santa Clara, California, United States Apple Full time

    Imagine what you could do here At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have...

  • CPU Design Verification Engineer

    1 week ago

    Santa Clara, California, United States Apple Full time

    Imagine what you could do here At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have...

  • CPU Design Verification Engineer

    1 week ago

    Santa Clara, California, United States Apple Full time

    Imagine what you could do here At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have...

  • Design Verification Engineer, Staff

    2 days ago

    Santa Clara, California, United States d-Matrix Full time

    At d-Matrix, we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration.We value humility and believe in direct communication. Our team is inclusive, and our...