DDR Design Senior Applications Engineer
1 hour ago
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Senior Applications Engineer – DDR Design IP
Job Location: San Jose, CA
Job Description
The Cadence IP team develops industry leading IPs that enable customers in a variety of markets - from the endpoint to the edge to the cloud. At Cadence we're helping set the standard on IP products that get integrated in SoCs that power the world's Data Centers, Automobiles, Cloud and Wireless Systems. We offer amazing opportunities to grow in your career.
We are growing our Memory IP presales team and we are looking for smart, energetic, collaborative and creative people to help us lead the industry with our IP products. At Cadence, we believe in embracing diverse ideas and striving for excellence in all that we do. Do you want to make a difference and be challenged? Join the High-Performance Culture at Cadence.
As a Technical Presales Engineer, you will support the technical presales of DDR IP by generating collateral through simulations, synthesis and publications. As you grow into more senior roles, you will use your knowledge of different memory interface standards to architect memory solutions for customers using Cadence DDR IP. This role offers the benefit of both technical growth and business skill development. You will be part of the Technical Field Organization helping educate customers and providing solutions using our DDR IP portfolio. Our memory PHY and controller IPs are used in data centers, mobile devices, automobiles and consumer devices.
Responsibilities Include
- Technical presales of Memory IP
- Gain expertise in memory controller and PHY IPs and DDR protocols
- Work closely with IP Sales staff, marketing and R&D teams to win opportunities
- Run Verilog simulations to enable IP benchmarking
- Run RTL synthesis for area and timing analysis
- Present IP demos to customers
- Travel to customer sites may be required occasionally
Qualifications
- BS/MS in EE, CE or related majors
- Knowledge of Computer Architecture and Electronics circuits
- Knowledge of Verilog HDL
- Experience with simulation and synthesis tools
- Excellent presentation skills and verbal/written communication skills is a must
Nice To Have
- Familiarity with one or more DRAM protocols – DDR4/5, LPDDR4/5/5X, HBM2/3, GDDR6
- Perl/Python Scripts
- Experience on memory subsystem verification and/or performance analysis
- Strong knowledge of ASIC flow, RTL design in Verilog, System Verilog and FPGA design
- Knowledge of AXI, DFI protocols
- Working knowledge of memory controller and memory PHY
The annual salary range for California is $84,000 to $156,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We're doing work that matters. Help us solve what others can't.
-
Lead Applications Engineer – DDR Design IP
1 hour ago
San Jose, California, United States Cadence Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.The Cadence IP team develops industry leading IPs that enable customers in a variety of markets - from the endpoint to the edge to the cloud. At Cadence we're helping set the standard on IP products that get integrated in SoCs that power the world's...
-
Principal Design Engineer
2 hours ago
San Jose, California, United States Cadence Design Systems Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.Specific responsibilities:Proficiency in logic design and micro-architectureProficiency in Verilog/SystemVerilog and its simulation environmentGood knowledge of IC design with high speed and low powerAt least six years experience working on digital IC...
-
Lead Application Engineer
7 days ago
San Jose, California, United States Cadence Design Systems Full time $102,900 - $191,100At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Join our elite application engineering team for verification to work closely with the best AEs, PEs and R&D in EDA at a company listed in Fortune magazine and Great Place to Work as one of the 2021 World's Best Workplaces for the sixth time As an...
-
Lead Application Engineer
6 days ago
San Jose, California, United States Cadence Design Systems Full time $102,900 - $191,100At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.Join our elite application engineering team for verification to work closely with the best AEs, PEs and R&D in EDA at a company listed in Fortune magazine and Great Place to Work as one of the 2021 World's Best Workplaces for the sixth timeAs an...
-
Senior Mechanical Design Engineer
39 minutes ago
San Jose, California, United States Speck Design Full timeSenior / Lead Mechanical EngineerSpeck Design — San Jose, CA (Hybrid)Full-Time | Product Design & Engineering ConsultancySpeck Design is seeking aSenior / Lead Mechanical Engineerto join our product development team. This role is ideal for an experienced mechanical engineer who can own system architecture, deliver high-quality mechanical designs, and lead...
-
Senior Digital Design Engineer
1 hour ago
San Jose, California, United States Astera Labs Full timeAstera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs' Intelligent Connectivity Platform integrates CXL, Ethernet, NVLink, PCIe, and UALink...
-
Senior Digital Design Engineer
44 minutes ago
San Jose, California, United States Astera Labs Full time $160,000 - $195,000Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs' Intelligent Connectivity Platform integrates CXL, Ethernet, NVLink, PCIe, and UALink...
-
Memory Controller Lead Design Engineer
3 hours ago
San Jose, California, United States Altera Full time $178,900 - $259,000Job Details:Job Description:About AlteraJoin Altera, a pioneer in programmable logic solutions, where innovation meets practicality. We empower system, semiconductor, and technology companies to rapidly and cost-effectively differentiate and excel in their markets. Our legacy of innovation is matched by our commitment to our clients, whom we serve through a...
-
Design Verification Engineer
6 days ago
San Jose, California, United States Altera Full timeJob Details:Job Description:About AlteraAltera is a global leader in programmable logic solutions, delivering cutting-edge FPGA, SoC FPGA, and adaptive compute technologies that enable innovation across data centers, communications, automotive, aerospace, and industrial markets. Our culture emphasizes technical excellence, collaboration, and continuous...
-
Design Verification Engineer
1 hour ago
San Jose, California, United States Altera Full timeJob Details:Job Description:About AlteraAltera is a global leader in programmable logic solutions, delivering cutting-edge FPGA, SoC FPGA, and adaptive compute technologies that enable innovation across data centers, communications, automotive, aerospace, and industrial markets. Our culture emphasizes technical excellence, collaboration, and continuous...