DSP or Serdes RTL Sr Principal Digital Design Engineer

1 day ago

San Jose, California, United States Cadence System Design and Analysis Full time

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

This is an opportunity to join a dynamic and growing team of engineers developing high-speed PMA layer IP for industry-standard protocols. The successful candidate will be a highly self-motivated and results-oriented member of a small team of engineers that can learn and improve existing digital flows. The candidate will primarily be responsible for front-end coding, scripting and developing flows at all phases of the digital design and functional verification. It is further expected that the candidate will be able to work as part of a small and focused team of engineers and will be able to collaborate successfully as needed with the digital, analog and application teams. Candidate should be willing to work full time in the San Jose office. A Cadence satellite office (if senior with extensive SerDes exp.) will be considered.

Position Requirements

This team is focused on DSP and/or High Speed Serdes. The ideal candidate will have at least 10 plus years of actual work experience in SerDes as well as a thorough understanding of the end-to-end digital design flow in order to accurately and efficiently collaborate with all members of the technical staff, both analog and digital, regarding overall project development progress and status. This includes but is not limited to:

  • Digital microarchitecture definition and documentation
  • RTL logic design, debug and functional verification
  • Strong background in DSP and algorithms is a plus.
  • Familiar with the PMA/PMD/PCS layers of the Ethernet protocol is a plus.
  • Understanding of digital architecture trade-offs for power, performance, and area
  • Understanding of proper handling of multiple asynchronous clock domains and their crossings
  • Understanding of Lint checks and proper resolution of errors
  • Understanding synthesis timing constraints, static timing analysis and constraint development
  • Understanding of fundamental physical design flows and stages
  • Understanding impacts of analog and mixed-signal design and verification on digital-on-top development flow.
  • Exhibit excellent communication skills and be self-motivated and well organized.
  • Experience with FPGA and/or emulation platform is a plus.
  • Firmware development of embedded microcontroller systems is a plus.

Substantial experience with Verilog is required, as are excellent logic and debug skills. Engineering expertise in mixed-signal IP development procedures and Ethernet connectivity protocol knowledge are also strongly preferred.

LI-MA1

The annual salary range for California is $154,000 to $286,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We're doing work that matters. Help us solve what others can't.

  • Senior Staff, Serdes DSP Design

    1 week ago

    San Jose, California, United States Samsung Semiconductor Full time $180,950 - $289,050

    Please Note:To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World's Technology TogetherOur technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT...

  • RTL IP Design Engineer

    2 weeks ago

    San Jose, California, United States TPI Global Solutions Full time

    About the CompanyAMD is seeking a highly skilled and experienced RTL Design Engineer with a strong knowledge of AMD-Xilinx FPGA Architecture. In this role, you will design Register-Transfer Level (RTL) Intellectual Property (IP) with a focus on video connectivity subsystems. You will have dynamic, multi-faceted responsibilities in areas such as project...

  • Senior Digital Design Engineer

    7 days ago

    San Jose, California, United States Credo Full time $140,000 - $170,000 per year

    Credo is engineering the future of high-speed connectivity for the AI-driven world.With a deeply rooted legacy of innovation and a passion for solving the most complex networking challenges, we deliver industry-leading solutions that power the next generation of cloud, AI, and hyperscale data centers.Credo is pioneering a systems-level approach to...

  • Senior Digital Design Engineer

    4 days ago

    San Jose, California, United States Credo Semiconductor Full time

    Credo is engineering the future of high-speed connectivity for the AI-driven world. With a deeply rooted legacy of innovation and a passion for solving the most complex networking challenges, we deliver industry-leading solutions that power the next generation of cloud, AI, and hyperscale data centers.Credo is pioneering a systems-level approach to...

  • Principal RTL Design Engineer

    17 hours ago

    San Diego, California, United States Qualcomm Full time $192,000 - $288,000

    Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:Role: As a Design Engineer, you'll play a critical role in shaping cutting-edge digital designs. Your responsibilities will include:Micro-Architecture: Designing micro-architecture for both simple and complex digital, interface blocks.RTL...

  • Principal RTL Design Engineer

    1 week ago

    San Diego, California, United States Qualcomm Full time $192,000 - $288,000 per year

    Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:Role:As a Design Engineer, you'll play a critical role in shaping cutting-edge digital designs. Your responsibilities will include:Micro-Architecture: Designing micro-architecture for both simple and complex digital, interface blocks.RTL...

  • Sr. RTL Design Engineer

    2 days ago

    San Diego, California, United States Qualcomm Full time

    CompanyQualcomm Technologies, Inc.Job AreaEngineering Group, Engineering Group > ASICS EngineeringRoleGeneral Summary:As a Design Engineer, you'll play a critical role in shaping cutting-edge digital designs. Your responsibilities will include:Micro-Architecture: Designing micro-architecture for both simple and complex digital, interface blocks.RTL...

  • IP Design Engineer

    1 week ago

    San Jose, California, United States Sunrise Systems, Inc. Full time $200,000 - $250,000 per year

    IP Design EngineerW2 Contract6 months contractHybrid roleDescription:Hybrid Role in San Jose, CAInterview process is with MS TeamsMUST HAVE SKILLS:1.Direct Experience with RTL IP Design using Verilog/Systemverilog.2. Must have proven experience working on Video domain IPs / Digital IPs3. Must have proven experience working of one or more of protocols at the...

  • RTL Design Engineer

    7 days ago

    San Jose, California, United States Advanced Micro Devices, Inc Full time $80,000 - $120,000 per year

    WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create...

  • Staff/Sr. Staff RTL Design Engineer

    1 week ago

    San Diego, California, United States Qualcomm Full time $164,000 - $246,000

    Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:Role: As a Design Engineer, you'll play a critical role in shaping cutting-edge digital designs. Your responsibilities will include:Micro-Architecture: Designing micro-architecture for both simple and complex digital, interface blocks.RTL...