Current jobs related to ASIC Design Verification Engineer, Machine Learning - Sunnyvale, California - Google
-
ASIC Engineer, SoC Verification
5 hours ago
Sunnyvale, California, United States Meta Full timeMeta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications. As a Design Verification Engineer, you will be part of an agile team working with the best in the industry, focused on developing...
-
ASIC Engineer, Architecture
38 minutes ago
Sunnyvale, California, United States Meta Full time $208,936 - $241,560Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps and services like Messenger, Instagram, and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens...
-
ASIC Design Engineer Staff
2 hours ago
Sunnyvale, California, United States Hewlett Packard Enterprise Full timeASIC Design Engineer StaffThis role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week from an HPE office Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever...
-
ASIC Engineer Intern, Implementation
1 hour ago
Sunnyvale, California, United States Meta Full timeMeta is seeking an ASIC Engineer Intern to join our Infrastructure organization. Our servers and data centers are the foundation upon which our rapidly scaling infrastructure efficiently operates and upon which our innovative services are delivered. By holding this role, you will be an integral member of an ASIC team to build accelerators for some of our top...
-
Sunnyvale, California, United States bastion technologies Full timeThe Electrical Engineer/FPGA Designer & Verification Engineer will support the space program located in Sunnyvale, CA.RESPONSIBILITIES:Responsible for ASIC & FPGA development on R&D program.Responsible for overall contribution to design, simulation, verification, integration & test of complex, high speed products.Assist in developing more affordable ways to...
-
Sunnyvale, California, United States Google Full time $138,000 - $202,000Minimum qualifications:Bachelor's degree in Engineering or equivalent practical experience.8 years of experience in manufacturing.Experience in PCBA (Printed Circuit Board Assembly) and related system assembly.Experience in design for manufacturability and serviceability.Preferred qualifications:Master's degree or PhD in Electrical, Mechanical, Industrial,...
-
Sr. SOC/ASIC DFT Engineer
32 minutes ago
Sunnyvale, California, United States SpaceX Full time $170,000 - $230,000SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.SR. SOC/ASIC DFT ENGINEER (SILICON ENGINEERING)At SpaceX we're leveraging our...
-
Physical Design Flow and Methodology Engineer
5 hours ago
Sunnyvale, California, United States Google Full time $132,000 - $189,000Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.2 years of experience with physical design flow and methodologies.Experience with EDA tools for physical design.Experience in full-chip or block-level physical design.Experience with scripting in...
-
Physical Design Engineer
32 minutes ago
Sunnyvale, California, United States SpaceX Full time $130,000 - $180,000SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we're leveraging our...
-
Senior ASIC Power Engineer, ML Accelerators
4 days ago
Sunnyvale, California, United States Google Full time $156,000 - $229,000Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.5 years of experience in logic design, digital ASIC, or SoC design. Experience with RTL (Register Transfer Level) design using Verilog or SystemVerilog.Experience with low-power design or power...
ASIC Design Verification Engineer, Machine Learning
6 hours ago
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 4 years of experience with design verification.
- Experience with SystemVerilog/Verilog.
- Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
- 6 years of experience with silicon design verification.
- Experience contributing across the entire design and verification life cycle.
- Experience optimizing tools, flows, and methodologies to improve efficiency.
- Experience with scripting languages (e.g., Python or Perl).
-
Excellent problem-solving and communication skills.
In this role, you'll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You'll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
As an ASIC Design Verification Engineer, you will use design and verification expertise to verify complex digital designs. You will collaborate closely with design and verification engineers in active projects and perform direct verification. Using SystemVerilog coding and problem-solving skills, you will build efficient and effective constrained-random verification environments that exercise designs through their corner-cases and expose all types of bugs. You will be responsible for the full lifecycle of verification, from verification planning to test execution, to collecting and closing coverage.
The AI and Infrastructure team is redefining what's possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
We're the driving team behind Google's groundbreaking innovations, empowering the development of our AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.
The US base salary range for this full-time position is $132,000-$189,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google.
Responsibilities:
- Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.
- Create and enhance constrained-random verification environments using SystemVerilog and UVM, or formally verify designs with SVA and industry leading formal tools.
- Identify and write all types of coverage measures for stimulus and corner-cases.
- Debug tests with design engineers to deliver functionally correct design blocks.
- Close coverage measures to identify verification holes and to show progress towards tape-out.
