ASIC/SOC Micro-Architect and RTL Design Engineer
2 days ago
What MatX Is Building
MatX is on a mission to be the compute platform for AGI. We are developing vertically integrated full-stack solutions from silicon to systems including hardware and software to train and run the largest ML workloads for AGI. MatX is seeking silicon micro-architects and design engineers to join our team as we create best-in-class silicon for high-performance and sustainable GenAI. Successful candidates for these roles will be responsible for delivering performant and functionally accurate silicon for MatX products across compute, memory management. High-speed connectivity and other key technologies.
What You'll Do Here
- Contribute to MatX's silicon architecture-to-design methodology with a scalable solution across blocks, subsystems, fullchip design
- Own entire subsystem or subsets and/or chip-level silicon design deliverables from micro-architecture to sign-off ready design
- Plan and drive intermediate and sign-off reviews on micro-architecture and design specifications, execution progress, area and timing closure towards various silicon milestones including design freeze and tapeout
- Work closely with the verification, DFT, and physical design co-owners of the subsystem/block in question and deliver best-in-class performance-power-area results
Who You Are
- Concept-to-silicon experience in driving silicon design for subsystems and/or top-level functions with ASICs and SOCs from an architecture specification to production silicon
- Experience with SystemVerilog, Python, C/C++, Bluespec and similar scripting and programming languages for chip design and related flows
- Production-proven experience on silicon micro-architecture and design concepts used in high-performance compute (CPUs, GPUs, accelerators), high-speed connectivity, memory management and related functionalities
- Experience with testing your designs and working closely with verification teams towards performance and coverage closure goals
- Hands-on experience with design synthesis, equivalence checking, design lint, clock-domain-crossing and related flows to take designs to high quality sign-off
- Experience on DFT and physical design concepts and methodologies to achieve high test coverage and best-in-class timing, power and area for designs working with experts in these areas to take designs to sign-off
- Familiarity with verification, emulation platforms and methodologies is a plus
- Hands-on experience with participation in silicon debug and bring-up is a plus
- This is a hybrid role that will require you to work from our Mountain View, CA office 3 days a week on Tuesday through Thursday
Compensation
The US base salary for this full-time position is determined based on a variety of factors including role, experience, location, job related skills, and relevant education and training. Career length is only a guideline for compensation.
- 0-5 years of experience - $120,000 - $200,000 + equity
- 5-10 years of experience - $120,000 -$300,000 + equity
- 10+ years experience - $120,000 - $400,000 + equity
What We Offer
- A Stake in our success A cash/equity mix that fits your needs and option to do early exercise
- Heath & Wellness Company subsidized Health, Dental, Vision, and Life insurance; Pre-tax Health Savings Accounts with generous company contribution (even if you don't)
- Time To Recharge 4 weeks paid time off (accrued), 12 company holidays, and 3 weeks remote/flexible work per year
- Support to Parents Up to 12 weeks of paid parental leave, regardless of your path to parenthood
- Learning & Development $1,500 yearly towards your professional development e.g. conferences, courses, and other learning opportunities
- Team Connection Team Lunches, quarterly off-sites, and regular town halls
- Financial Wellbeing 401K and/or Roth IRA, with 5% company contribution, even if you don't
- Flexible Spending Accounts Pre-tax spend accounts for medical, dental/vision, dependent care, parking, and transit expenses
- Commute On Us For those commuting up to 1 hour, put your rideshare cost on our company card and reclaim the drive-time to get work done
- MatX E[x]tras $50 per month to use on the perks you care about most
- Remote Perks We work remotely Monday & Friday, supported by home-tech setup, and remote wifi expense reimbursement
As part of our dedication to the diversity of our team and our focus on creating an inviting and inclusive work experience, MatX is committed to a policy of Equal Employment Opportunity and will not discriminate against an applicant or employee on the basis of race, color, religion, creed, national origin or ancestry, sex, gender, gender identity, gender expression, sexual orientation, age, physical or mental disability, medical condition, marital/domestic partner status, military and veteran status, genetic information or any other legally recognized protected basis under federal, state or local laws, regulations or ordinances.
All candidates must be authorized to work in the United States and work from our offices in Mountain View Tuesdays-Thursdays.
This position requires access to information that is subject to U.S. export controls. This offer of employment is contingent upon the applicants capacity to perform job functions in compliance with U.S. export control laws without obtaining a license from U.S. export control authorities.
MatX does not accept unsolicited resumes from individual recruiters or third-party recruiting agencies in response to job postings. No fee will be paid to third parties who submit unsolicited candidates directly to our hiring managers or People team and any resumes submitted are deemed to be the property of MatX.
-
Mountain View, California, United States Google Full time $156,000 - $229,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.8 years of experience designing RTL digital logic using SystemVerilog for FPGA/Application-Specific Integrated Circuits (ASICs) or equivalent practical experience.Experience with a scripting...
-
Senior ASIC Engineer, IP Design, Silicon
2 hours ago
Mountain View, California, United States Google Full time $156,000 - $229,000Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.8 years of experience with RTL design using Verilog/System Verilog and microarchitecture.Experience with a scripting language like Python or Perl.Experience with ARM-based SoCs, interconnects and...
-
SoC Architect
1 week ago
Mountain View, California, United States Samsung Research America (SRA) Full time $170,700 - $234,400 per yearLab OverviewThe Samsung Research America SOC Architecture Lab provides innovative SoC architecture, bus / memory subsystem, multimedia subsystems and key IP blocks for future Samsung Galaxy products (Smartphones, tablets and future devices). We are defining the high performance SoC architecture development for various Galaxy device lineups. This lab...
-
Founding ASIC Engineer – Software
1 week ago
Mountain View, California, United States Brahma Consulting Group Full timeWe are seeking a Founding Engineer with 1–5 years of experience in front-end VLSI/chip design or software development for chip design. Ideal candidates bring hands-on experience with ASIC design using SystemVerilog and industry-standard synthesis and verification tools, as well as a track record of contributing to open-source EDA or chip efforts,...
-
Memory System Architect, Silicon
7 days ago
Mountain View, California, United States Google Full time $156,000 - $229,000Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.8 years of experience in micro-architecture and design of ASIC blocks.Experience in designing/implementing Register-Transfer Level (RTL) for one or more blocks: Central Processing Units (CPUs),...
-
Senior Engineer, Front End Computer Aided Design
18 hours ago
Mountain View, California, United States Microsoft Full timeSenior Engineer, Front End Computer Aided DesignMountain View, California, United States2 more locationsDate postedOct 30, 2025Job number1903326Work site3 days / week in-officeTravel0-25%Role typeIndividual ContributorProfessionHardware EngineeringDisciplineSilicon EngineeringEmployment typeFull-TimeOverviewThe Microsoft Silicon Engineering and Solutions...
-
Physical Design Engineer
6 days ago
Mountain View, California, United States Waymo Full time $204,000 - $259,000 per yearWaymo is an autonomous driving technology company with the mission to be the world's most trusted driver. Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Waymo Driver—The World's Most Experienced Driver—to improve access to mobility while saving thousands of lives now lost to traffic crashes. The Waymo...
-
TPU Design Engineer, Silicon
3 hours ago
Mountain View, California, United States Google Full time $156,000 - $229,000Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.5 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog.Experience with logic synthesis techniques to optimize RTL code,...
-
Silicon Technical Program Manager
2 days ago
Mountain View, California, United States DeepMind Full time $156,000 - $229,000Snapshot:At Google DeepMind, we've built a unique culture and work environment where long-term ambitious research can flourish. We are seeking a highly motivated Technical Program Manager to join our team and contribute to development of groundbreaking silicon for machine learning acceleration.About us:Artificial Intelligence could be one of humanity's most...
-
Mountain View, California, United States Google Full time $183,000 - $271,000 per yearNote: By applying to this position you will have an opportunity to share your preferred working location from the following: Mountain View, CA, USA; San Diego, CA, USA.Minimum qualifications:Bachelor's degree in Electrical Engineering or equivalent practical experience.10 years of experience in power management or low power design/methodology.Experience with...