Design Verification Engineer
1 week ago
Tekfortune is a fast-growing consulting firm specialized in permanent, contract & project-based staffing services for world's leading organizations in a broad range of industries. In this quickly changing economic landscape, virtual recruiting and remote work are critical for the future of work. To support the active project demands and skills gaps, our staffing experts can help you find the best job for you.
Role: Design Verification Engineer
Location: Bay Area, CA
Duration: 6+ Months
Required Skills: Design Verification, ASIC, Verilog, UVM
Job Description:
Rich experience in constructing highly scalability, configurability, and reusability DV/Performance verification environment.
Experience in ASIC design/verification related field in IP, Subsystem or SOC level
Experience in writing System Verilog and/or System C models for simulation
Working experience in writing UVM models, checkers, and stimulus, constructing UVM register models and applying constrained random methodology in UVM test environment and stimulus
Compose test plan and validation vectors to ensure functional completeness
Experience with design for verification (assertion-based design strategies, code coverage, functional coverage, test plan, gate-level simulation, back-annotation etc.)
Versatile in any one of the high-level verification flows such as SV,UVM, C++ etc. as well as knowledge of industry standard tools for verification
Excellent communication skills (both written and oral)
Strong problem-solving skills
For more information and other jobs available please contact our recruitment team at careers@tekfortune.com. To view all the jobs available in the USA and Asia please visit our website at https://www.tekfortune.com/careers/.
-
Design Verification Engineer
1 week ago
San Francisco, CA, United States Kasmo Global Full timeTitle : Design Verification Engineer Location : San Jose, C s a Design Verification Engineer, you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug functional errors in RTL model using simulation and debug...
-
San Jose, CA, United States Cadence Design Systems Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. At Cadence, we hire and develop innovators and leaders who want to make an impact on the world of technology. We offer amazing opportunities to grow, no matter where you are in your career. The ideal candidate will be energetic, innovative and...
-
San Jose, CA, United States Cadence Design Systems Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. At Cadence, we hire and develop innovators and leaders who want to make an impact on the world of technology. We offer amazing opportunities to grow, no matter where you are in your career. The ideal candidate will be energetic, innovative and...
-
San Jose, CA, United States Cadence Design Systems Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. At Cadence, we hire and develop innovators and leaders who want to make an impact on the world of technology. We offer amazing opportunities to grow, no matter where you are in your career. The ideal candidate will be energetic, innovative and...
-
Senior IC Design Verification Application Engineer
13 hours ago
San Jose, CA, United States Cadence Design Systems Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. At Cadence, we hire and develop innovators and leaders who want to make an impact on the world of technology. We offer amazing opportunities to grow, no matter where you are in your career. The ideal candidate will be energetic, innovative and...
-
Design Verification Engineer
1 week ago
San Jose, CA, United States Diverse Lynx Full timeJob title: Design Verification Engineer Location: San Jose, CA(Hybrid) Type: Fulltime/ContractJob Description: Design Verification expertise in System Verilog /UVM Unit/Module level Verification Experience in test planning and debugging complex designs Full silicon design lifecycle experience Strong background in developing UVM Testbenches from scratch...
-
Design Verification Engineer
2 weeks ago
San Jose, CA, United States Diverse Lynx Full timeJob title: Design Verification Engineer Location: San Jose, CA(Hybrid) Type: Fulltime/ContractJob Description: Design Verification expertise in System Verilog /UVM Unit/Module level Verification Experience in test planning and debugging complex designs Full silicon design lifecycle experience Strong background in developing UVM Testbenches from scratch...
-
PHY Design Verification Engineer
1 week ago
San Diego, CA, United States Apple Full timeRole Number: 200626831-3543 Summary Would you like to join Apple’s growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is...
-
PHY Design Verification Engineer
5 days ago
San Diego, CA, United States Apple Full timeRole Number: 200626831-3543 Summary Would you like to join Apple’s growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is...
-
Senior Design Verification Engineer
2 weeks ago
San Diego, CA, United States Qualcomm Full timeCompany: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: This individual independently plans, performs the moderately-defined responsibility for the development of test plans and the functional verification on hardware at the IP, sub-system, SoC and system/architecture level for wireless and...
