Current jobs related to Principal Engineer, ASIC Design Verification - San Jose, CA - Ayar Labs
-
Principal Engineer
2 weeks ago
San Jose, CA, United States Nokia Full timeJob Description We are seeking an ASIC Verification Engineer with a solid ASIC/FPGA verification test strategy & development and debugging skills. ResponsibilitiesWorking as independent contributor in development and verification of the world leading SoCs based on latest technology ASICs and FPGAs Developing System Verilog/UVM based communication protocol...
-
Principal Engineer
2 weeks ago
San Jose, CA, United States Nokia Full timeJob Description We are seeking an ASIC Verification Engineer with a solid ASIC/FPGA verification test strategy & development and debugging skills. ResponsibilitiesWorking as independent contributor in development and verification of the world leading SoCs based on latest technology ASICs and FPGAs Developing System Verilog/UVM based communication protocol...
-
Principal Engineer
2 weeks ago
San Jose, CA, United States Nokia Full timeJob Description We are seeking an ASIC Verification Engineer with a solid ASIC/FPGA verification test strategy & development and debugging skills. ResponsibilitiesWorking as independent contributor in development and verification of the world leading SoCs based on latest technology ASICs and FPGAs Developing System Verilog/UVM based communication protocol...
-
Senior ASIC Engineer
2 weeks ago
San Jose, CA, United States Top Engineer Full timeTOP ENGINEER JOB POST!!! Confidential Search for International Employer Industry: Electronics / Semiconductors Degree: BSEE Required (MSEE Preferred) Experience: 10+ years with Full ASIC/SoC Lifecycle CUTTING-EDGE CUSTOM ASICs & SOCs FOR EMERGING TECHNOLOGIES Role: Senior ASIC Engineer - ARM-Based Systems Join a cutting-edge developer of custom ASICs and...
-
Senior ASIC Engineer
7 days ago
San Jose, CA, United States Top Engineer Full timeTOP ENGINEER JOB POST!!! Confidential Search for International Employer Industry: Electronics / Semiconductors Degree: BSEE Required (MSEE Preferred) Experience: 10+ years with Full ASIC/SoC Lifecycle CUTTING-EDGE CUSTOM ASICs & SOCs FOR EMERGING TECHNOLOGIES Role: Senior ASIC Engineer - ARM-Based Systems Join a cutting-edge developer of custom ASICs and...
-
ASIC Design Verification Engineer.
2 days ago
San Francisco, CA, United States Kasmo Global Full timeJob Title: ASIC Design Verification Engineer. Location: Bay Area (Onsite - Work from Office). - Ok with relocation. (no assistance) San Francisco Bay Area Required Experience: 6+ Years. Work Authorizations: Preferably GC and US citizens. h1b all visa need 1.5 years validity work authorization, drivers license and references LinkedIn proper *** need local ...
-
Senior ASIC Design Verification Engineer
1 week ago
San Jose, CA, United States Chelsea Search Group Full timeASIC Design Verification Engineer Must be a US Citizen Remote / work from any US location Full-Time + Health Benefits + 401K Plan with profit sharing + PTO + Stock Option Plan Requirements: • BS/MS in Electrical and Electronic Engineering, Computer Science, or equivalent. • 7+ years of direct industry experience with ASIC and/or SoC design. • Strong...
-
ASIC Verification Manager
1 week ago
San Jose, CA, United States Nokia Full timeJob Description ASIC Verification Manager is responsible for managing and leading a diverse, global team of ASIC verification engineers, fostering a diverse and inclusive work environment. Developing and overseeing the implementation of verification strategies for ASICs. Providing technical leadership in the verification of complex ASIC designs,...
-
ASIC Verification Manager
2 weeks ago
San Jose, CA, United States Nokia Full timeJob Description ASIC Verification Manager is responsible for managing and leading a diverse, global team of ASIC verification engineers, fostering a diverse and inclusive work environment. Developing and overseeing the implementation of verification strategies for ASICs. Providing technical leadership in the verification of complex ASIC designs,...
-
Staff Engineer
1 week ago
San Jose, CA, United States Nokia Full timeJob Description We are seeking an ASIC Verification Engineer with a solid ASIC/FPGA verification test strategy & development and debugging skills."The Network Infrastructure group is at the heart of a revolution to connectivity, pushing the boundaries to deliver more and faster network capacity to people worldwide through our ambition, innovation, and...
Principal Engineer, ASIC Design Verification
3 weeks ago
Location: San Jose (on-site)
We are seeking a Principal Design Verification Engineer to lead the verification strategy for our next-generation silicon photonic chip. In this role, you will serve as a technical lead, architecting scalable verification environments and driving high-quality silicon from concept to tape-out. You will look beyond block-level testing to solve complex system-level challenges, define methodologies, and mentor a growing team of bright engineers.
Essential Functions:
- Architect Testbenches: Define and build modular, reusable, and scalable UVM testbench architectures for complex IP blocks and Sub-systems.
- Drive Methodology: Set the standard for verification methodologies, coding guidelines, and coverage metrics. Evaluate and deploy new EDA tools, formal verification techniques, or emulation flows.
- Strategic Planning: Collaborate with Architects and RTL Designers early in the cycle to define the verification plan, identify architectural bottlenecks, and ensure micro-architecture testability.
- Complex Debugging: Lead the effort to debug elusive hardware bugs, root-causing issues across RTL, firmware, and the verification environment.
- Technical Leadership: Mentor senior and junior engineers, conduct code reviews, and foster a culture of engineering excellence.
- Automation & Efficiency: Develop scripts and infrastructure to automate regression testing, performance analysis, and coverage closure.
- Experience: MS in Electrical Engineering, Computer Engineering, or related field with 12+ years of relevant experience in ASIC/SoC verification.
- Core Competency: Expert-level proficiency in SystemVerilog and UVM (Universal Verification Methodology).
- Architecture: Proven track record of building verification environments from scratch (Agents, Scoreboards, Sequencers, etc.).
- Protocols: Deep knowledge of standard interface protocols (PCIe, ARM MCU, AMBA/AXI, UCIe).
- Scripting: Strong proficiency in scripting languages for automation (Python, Perl, Tcl, or Shell).
- Coverage: Experience defining functional coverage groups and driving logic verification to 100% closure.
- Formal Verification: Experience with formal property checking (VC Formal) and writing SVA (SystemVerilog Assertions).
- Emulation & Acceleration: Hands-on experience with hardware emulation platforms.
- Processor Knowledge: Familiarity with RISC-V or ARM architecture and coherency protocols.
- Mixed Signal: Experience in Analog/Mixed-Signal (AMS) verification.
- Modeling: Experience with C/C++ or SystemC modeling for reference models.
- Experience working on digital designs with multiple clock domains and clock dividers
- Experience in verification of SerDes IP block interfaces in a complex SoC fabric environment
- Experience in verification of the PCS, PMA SerDes layers and internal SerDes digital backends
- Experience with verification of HBM memory interfaces (PHY and controller)
- Experience in formal model equivalence checking tools and verification methodology
- Programming experience in Python
NOTE TO RECRUITERS:
Principals only. We are not accepting resumes from recruiters for this position. Remuneration for recruiting activities is only applicable subject to a signed and executed agreement between the parties. Please don't send candidates to Ayar Labs, and do not contact our managers.
About Ayar Labs:
At Ayar Labs we're about to revolutionize computing by moving data with light. We're unleashing processing power for artificial intelligence, high performance computing, cloud and telecommunications by removing the bottlenecks created by today's electrical I/O -- making it possible to continue scaling computing system performance. Ayar Labs is the first to deliver an optical I/O solution that combines in-package optical I/O chiplets and multi-wavelength remote light sources to replace traditional electrical I/O. This silicon photonics-based I/O solution enables chips to communicate with each other from millimeters to kilometers, to deliver orders of magnitude improvements in latency, bandwidth density, and power consumption.
With our strong collaborations with industry leaders and government, our deep ties to MIT and UC Berkeley, and our commitment to hiring the best engineers in photonics and electronics, joining our team gives you the opportunity to collaborate with renowned experts on challenging, paradigm-shifting work.
We are passionate about delivering in-package optical I/O at scale, leveraging the strength of our patent portfolio and our team of leading interdisciplinary experts. We believe that deep cross-collaboration between teams facilitated by honest, open debate is the best way to drive innovation and achieve big wins. Join our team and experience the possibilities.
Resources:
- Executives from Intel and GLOBALFOUNDRIES share their thoughts on Ayar Labs and the promise of in-package optical I/O (video)
- Ayar Labs in the News and Recent announcements
- LinkedIn and Twitter
Ayar Labs is an Affirmative Action/Equal Opportunity Employer and is strongly committed to all policies which will afford equal opportunity employment to all qualified persons without regard to age, sex, national origin, race, color, ethnicity, creed, religion, gender identity, sexual orientation, disability, veteran status, or any other characteristic protected by law. It is the policy of Ayar Labs to provide reasonable accommodation when requested by a qualified applicant or employee with a disability, unless such accommodation would cause an undue hardship. Veterans are more than welcome and encouraged to apply.
