ASIC Verification Engineer

Summary:

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps and services like Messenger, Instagram, and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. To apply, click "Apply to Job" online on this web page.

Required Skills:

ASIC Verification Engineer Responsibilities:

1. Develop and execute verification plans for ASIC designs, ensuring comprehensive coverage and validation of design specifications.

2. Collaborate with design engineers to understand design intent and identify potential verification challenges.

3. Create and maintain testbenches and test cases using industry-standard verification languages and methodologies (e.g.

4. SystemVerilog, UVM).

5. Perform simulation and debugging of ASIC designs to identify and resolve functional issues.

6. Analyze and document verification results, providing feedback and recommendations for design improvements.

7. Participate in design and verification reviews, contributing to the continuous improvement of verification processes and methodologies.

8. Work closely with cross-functional teams, including design, architecture, and firmware, to ensure successful integration and functionality of ASIC designs.

Minimum Qualifications:

Minimum Qualifications:

9. Master's degree (or foreign equivalent) in Electrical Engineering, Computer Engineering or a related field

10. Requires completion of a university-level course, research project, internship, or thesis in the following:

11. Developing and executing verification plans for digital designs

12. Using hardware description languages (e.g. Verilog) and verification languages (e.g. SystemVerilog) with in UVM (Universal Verification Methodology)

13. Creating and maintaining testbenches and test cases for ASIC verification

14. Debugging and resolving issues in digital designs through simulation and analysis

15. Understanding of digital design concepts and methodologies

16. Collaborating across design, emulation, and silicon validation teams for the development of robust test benches using SystemVerilog, and UVM methodologies

17. Using scripting skills in Python for test automation, environment setup, and process optimization

18. Utilizing EDA tools for simulation and verification (e.g. Cadence, Synopsys, Mentor Graphics)

19. Documenting verification processes and results for review and analysis and

20. Engaging in design and verification review to analyze verification results, identify design issues, provide technical feedback, and recommend improvements to verification strategies and test plans

Public Compensation:

$136,000/year to $154,000/year + bonus + equity + benefits

Industry: Internet

Equal Opportunity:

Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@fb.com.