Applications Engineering, Staff Engineer

2 days ago

San Diego, CA, United States Synopsys, Inc. Full-time

Free with email or Google

Save this job and keep your search organized

Create a free account to save jobs, create alerts and return to this listing from your dashboard.

Save job Save and create alert

Free with email or Google

By continuing, you agree to our Terms & Privacy Policy.

Descriptions & Requirements

Job Description and Requirements

We Are
Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

You have spent years in the trenches of physical design, where the difference between a chip that tapes out on schedule and one that slips six months often comes down to a decision you made about placement strategy or a script you wrote at 2am to analyze a timing path. You know that implementation is not about following a recipe, it is about understanding the tradeoffs deeply enough to know when to break the rules.

Walking into a customer site two weeks before tape-out with a design failing timing does not rattle you. You have been there before. You know how to triage, where to look first, and how to communicate what is actually fixable versus what needs a hard conversation with management. You write TCL and Python that solves real problems, not just demos well, and you care that someone else can read and modify your code six months later.

At 7nm and below, you understand that every decision has second-order effects. FinFET behavior, multi-patterning constraints, electromigration limits, these are not abstract concepts to you, they are the daily reality of getting a design to close. You have learned to balance PPA targets against schedule pressure and resource constraints, and you can explain those tradeoffs clearly to both the engineer debugging a clock tree and the director who needs to know if the project is still on track.

What You'll Be Doing
Support customer engagements on advanced-node designs at 7nm, 5nm, and below using Fusion Compiler and ICC2, helping engineering teams hit PPA targets under real schedule and resource constraintsDevelop and enhance physical design methodologies and automation solutions using TCL, Python, and Perl to improve design quality, predictability, and team efficiency across the RTL-to-GDS flowDebug complex physical design challenges including placement, clock tree synthesis, routing, timing closure, and power optimization on FinFET designs with multi-patterning and electromigration constraintsBuild and deliver methodology recommendations tailored to customer design constraints, process technologies, and project timelines, not generic best practices but solutions that fit their specific contextContribute to AI-assisted and machine learning-driven design optimization initiatives, applying data-driven approaches to solve implementation challenges that traditional methods struggle withCollaborate with R&D, product management, and field teams to translate customer pain points into product requirements and feature enhancements that make it into the next releaseTravel to customer sites as needed to provide onsite support, training, and design reviews, often under tight deadlines and high-stakes tape-out pressure
The Impact You Will Have
Enable customers to achieve timing closure and tape-out success on advanced-node designs that define next-generation AI, mobile, and datacenter productsBuild automation and methodology improvements that get reused across multiple customer engagements, multiplying your impact across dozens of designsShape the roadmap of Synopsys physical design tools by feeding real customer challenges directly into R&D, influencing features that thousands of engineers will useReduce design cycle time and improve PPA outcomes for customers working at the cutting edge of semiconductor technology, where every percentage point of performance or power mattersMentor field teams and customers on advanced physical design techniques, raising the bar for how complex designs get implemented across the industryHelp drive adoption of AI-driven optimization methodologies that change how physical design gets done, not just incrementally but fundamentallyStrengthen customer relationships by being the engineer they call when a design is stuck and they need someone who can actually solve the problem, not just escalate it
What You'll Need
Bachelor's degree in electrical engineering or a related field with 5+ years of hands-on ASIC physical design experience, or a master's degree with 3+ years of experienceProficiency with industry-standard implementation tools such as Synopsys ICC2, Fusion Compiler, or Cadence Innovus, you have used these tools on real tapeouts, not just in training

Applications Engineering, Staff Engineer

Save this job and keep your search organized

Similar jobs in San Diego

Top cities

Americas

Europe

Asia / Oceania

Africa

Applications Engineering, Staff Engineer

Save this job and keep your search organized

Similar jobs in San Diego

Top cities