Senior Physical Design Synthesis Engineer

15 hours ago

San Jose, United States Indie Semiconductor Full time
Overview

Do you enjoy working in a creative fast-growing entrepreneurial environment? With indie you'll never walk alone We place high value on our teams and pursue excellence for our employees and customers

indie is empowering the Autotech revolution with next generation automotive semiconductors and software platforms. We focus on edge sensors spanning multiple modalities including LiDAR, radar, ultrasound and vision for Advanced Driver Assistance Systems (ADAS), autonomous vehicles, connected car, user experience and electrification applications.

The Vision business unit is responsible for creating power-efficient System-on-a-Chip (SoC) ASIC devices for the automotive market.

Responsibilities
  • Implement and maintain synthesis flow for ASICs designed by the Vision BU.
  • Focus on developing and streamlining new or existing synthesis flows to optimize runtimes, and Power, Performance, Area (PPA) parameters.
  • Proactively provide feedback about design, timing, floor planning, timing closure, and other parameters through the stages of RTL to Netlist hand-off.Work in implementing DFT features into synthesis flow as needed.
  • Contribute actively in the propagation of block level Design Constraints to the top-level SoC.
  • Maintain equivalence checking between different stages of netlist generation and be familiar with relevant ECO implementation flow.
  • Maintain a strong and repeatable release mechanism with PD Vendors and make sure there is adherence to predefined release targets and milestones.
Requirements
  • Bachelor's degree in Electrical/Computer Engineering (Master's preferred)
  • 10+ years of complete lifecycle experience with multiple ASICs and technology nodes.
  • Demonstrated experience in industry standard Synthesis tools and methodology.
  • Knowledge of Synopsys DC tool suite preferred.
  • Strong knowledge of Static Timing Analysis and timing closure techniques.
  • Ability to work with PD vendor who may run different Back-End tools (Innovus, ICC etc) compared to synthesis tools used by Vision BU.
  • Knowledge of automation tools and scripting languages like TCL, Perl, Python etc.
  • Make sure the synthesis scripts can be used by block level designers to help discover and fix any design related issues much earlier in the cycle.
  • Be a team player, exhibit a proactive attitude, and problem solving skills.
  • Good written and verbal communication skills


indie Semiconductor and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.

We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

Concerning agencies: indie Semiconductor does not accept unsolicited resumes and will not be responsible for fees related to such.

  • Senior Physical Design Engineer

    1 week ago

    San Jose, United States Cyient Full time

    Job title: Senior Physical Design Architect Location: San Jose, CADuration: Full Time (Permanent)Job Description:Work closely with logic design team to define physical architecture and drive physical aspects during the design cycle.Collaborate across teams (physical design, logic design, package, DFT and test).Hands-on synthesis and PnR using industry...

  • Genus Synthesis and LEC Engineer

    1 month ago

    san jose, United States Capgemini Engineering Full time

    Position: Genus Synthesis and LEC EngineerLocation: San Jose CA (100% Onsite)Job description:We are looking for Genus Synthesis and LEC Engineer.Key responsibilities:Run Genus Synthesis & Physical Aware FlowRun LEC/ConformalDebug issue and provide updatesRequired Skills:Proficiency with Cadence Genus ExperienceHands on with Cadence tools, DFT flow & physical...

  • Genus Synthesis and LEC Engineer

    2 months ago

    San Jose, United States Capgemini Engineering Full time

    Position: Genus Synthesis and LEC EngineerLocation: San Jose CA (100% Onsite)Job description:We are looking for Genus Synthesis and LEC Engineer.Key responsibilities:Run Genus Synthesis & Physical Aware FlowRun LEC/ConformalDebug issue and provide updatesRequired Skills:Proficiency with Cadence Genus ExperienceHands on with Cadence tools, DFT flow & physical...

  • Senior Physical Design Engineer

    2 weeks ago

    san jose, United States Capgemini Engineering Full time

    Job Role: Physical Design (Synthesis) EngineerJob Location : San Jose CA Job DescriptionAt least 7+ years of experience in ASIC/SOC project design and developmentHands on with Cadence tools, DFT flow & physical aware flowPrior experience of synthesizing high speed designs (

  • Senior Physical Design Engineer

    2 weeks ago

    San Jose, United States Capgemini Engineering Full time

    Job Role: Physical Design (Synthesis) EngineerJob Location : San Jose CA Job DescriptionAt least 7+ years of experience in ASIC/SOC project design and developmentHands on with Cadence tools, DFT flow & physical aware flowPrior experience of synthesizing high speed designs (

  • Senior Physical Design Engineer

    2 weeks ago

    san jose, United States Capgemini Engineering Full time

    Job Role: Physical Design (Synthesis) EngineerJob Location : San Jose CA Job DescriptionAt least 7+ years of experience in ASIC/SOC project design and developmentHands on with Cadence tools, DFT flow & physical aware flowPrior experience of synthesizing high speed designs (

  • Synthesis Power Engineer

    2 months ago

    san jose, United States Sintegra Inc. Full time

    As a Synthesis Power Engineer on the chip team, you will be working to create low-power solutions for SoCs in advanced technology nodes. You will define and drive the power estimation and optimization methodology from architecture to implementation and sign-off. You will define the requirements for power estimation and analyse and find power bottlenecks in...

  • Synthesis Power Engineer

    1 month ago

    san jose, United States Sintegra Inc. Full time

    As a Synthesis Power Engineer on the chip team, you will be working to create low-power solutions for SoCs in advanced technology nodes. You will define and drive the power estimation and optimization methodology from architecture to implementation and sign-off. You will define the requirements for power estimation and analyse and find power bottlenecks in...

  • Synthesis Power Engineer

    2 months ago

    San Jose, United States Sintegra Inc. Full time

    As a Synthesis Power Engineer on the chip team, you will be working to create low-power solutions for SoCs in advanced technology nodes. You will define and drive the power estimation and optimization methodology from architecture to implementation and sign-off. You will define the requirements for power estimation and analyse and find power bottlenecks in...

  • Sr Physical Design Engineer

    2 weeks ago

    San Jose, United States Encore Semi Full time

    Job Title: Senior Physical Design Engineer Full-time: W2 Hourly + Benefits + Bonuses / Contractor Work Status: US Citizen / US Permanent Resident Location: San Diego CA Senior Physical Design Engineer As a Senior Digital Physical Design Engineer, you will work as a team member on block level and chip level physical design tasks. You will perform P&R...

  • Senior ASIC Physical Design Engineer

    2 weeks ago

    san jose, United States USA Tech Recruit Full time

    Senior ASIC Physical Design EngineerAre you an experienced ASIC engineer ready to lead the way in generative AI inference acceleration? Join our team and help shape the future of cutting-edge technology. This is a hands-on leadership role where you’ll drive innovation and develop scalable, high-performance systems in a fast-paced, agile environment.What...

  • Senior ASIC Physical Design Engineer

    2 weeks ago

    san jose, United States USA Tech Recruit Full time

    Senior ASIC Physical Design EngineerAre you an experienced ASIC engineer ready to lead the way in generative AI inference acceleration? Join our team and help shape the future of cutting-edge technology. This is a hands-on leadership role where you’ll drive innovation and develop scalable, high-performance systems in a fast-paced, agile environment.What...

  • Senior ASIC Physical Design Engineer

    2 weeks ago

    San Jose, United States USA Tech Recruit Full time

    Senior ASIC Physical Design EngineerAre you an experienced ASIC engineer ready to lead the way in generative AI inference acceleration? Join our team and help shape the future of cutting-edge technology. This is a hands-on leadership role where you’ll drive innovation and develop scalable, high-performance systems in a fast-paced, agile environment.What...

  • Sr Physical Design Engineer

    3 weeks ago

    San Jose, United States Encore Semi Llc Full time

    Job Title: Senior Physical Design Engineer Full-time: W2 Hourly + Benefits + Bonuses / Contractor Work Status: US Citizen / US Permanent Resident Location: San Diego CA Senior Physical Design Engineer As a Senior Digital Physical Design Engineer, you will work as a team member on block level and chip level physical design tasks. You will perform P&R...

  • Physical Design Engineer

    3 weeks ago

    San Jose, United States Cisco Systems, Inc. Full time

    The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed.Your ImpactAs a physical design engineer you will be...

  • Physical Design Engineer

    3 weeks ago

    San Jose, United States Cisco Systems Full time

    Meet the Team The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed. Your Impact As a physical design engineer...

  • Physical Design Engineer

    7 days ago

    San Jose, United States Cisco Systems, Inc. Full time

    Meet the TeamThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed.Your ImpactAs a physical design engineer you...

  • Physical Design Engineer

    34 minutes ago

    San Jose, United States Cisco Full time

    Meet the Team The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed. Your Impact As a physical design engineer...

  • Senior RTL Design Engineer

    4 weeks ago

    San Jose, California, United States Trilyon, Inc. Full time

    Job Title: Senior RTL Design EngineerWe are seeking an experienced Senior RTL Design Engineer to join our team at Trilyon, Inc. The ideal candidate will have a strong background in ASIC design and a proven track record of delivering high-quality designs.Key Responsibilities:* Design and implement logic functions to enable efficient test and debug*...

  • Cyient | Senior Physical Design Engineer | san jose, ca

    1 week ago

    san jose, United States Cyient Full time

    Job title: Senior Physical Design Architect Location: San Jose, CADuration: Full Time (Permanent)Job Description:Work closely with logic design team to define physical architecture and drive physical aspects during the design cycle.Collaborate across teams (physical design, logic design, package, DFT and test).Hands-on synthesis and PnR using industry...