Senior Low Power Design Verification Engineer
3 weeks ago
We are looking for a Senior Low Power DV Engineer NVIDIA is known as a world leader in providing highly energy efficient products. We continue to rapidly grow the research and development of energy-efficient GPU and SOC architectures. We are continually innovating in creative and unrivaled ways to improve our ability to deliver exceptional perf/watt solutions in a wide range of sectors. Come join NVIDIAs Low Power DV team to develop state of the art GPUs to power AI, Automotive, GeForce, and Mobile products.
What you'll be doing:
In this role you will work very closely with Low Power Architecture, Design, and Software teams to understand next generation features. You will be responsible for architecting/developing testbench, infrastructure, and testplans to verify various power management solutions for NVIDIA products. You will have the opportunity bring creative ideas that help improve power-aware DV methodologies, as well as influence EDA vendors to improve our simulation and debug efficiencies.
What we need to see:
MSEE/MSCE (or equivalent experience) with background in ASIC design verification. A strong background in Low Power architectures or verification is a plus.
You should possess minimum 3+ years of industry with clear understanding of low power design techniques such as multi VT, Clock gating, Power gating, Block Activity Power, and Dynamic Voltage-Frequency Scaling (DVFS) etc.
Good understanding of processor architecture (GPU is a plus), and related power management design/DV techniques.
Must be experienced with Incisive Low-Power or Synopsys VCS NLP
Good understanding of power intent in UPF format is a plus
Must be fluent in Verilog, SystemVerilog, and understanding of UVM.
Knowledge of C or C++ is a requirement
Strong debug skills and experience with Verdi is needed
Scripting abilities in Python or Perl is a plus
Experience writing or maintaining the script or Makefile that builds the simulation program is a plus
You should display strong interpersonal skills, planning skills, be organized and self-motivated, and play well with others (a great teammate)
Ways to stand out from the crowd:
Low Power DV, and deep learning experience
Full chip or SOC level verification
Widely considered to be one of the technology world’s most desirable employers, NVIDIA leads the way in groundbreaking developments in Artificial Intelligence, High-Performance Computing and Visualization. The GPU, our invention, serves as the visual cortex of modern computers and is at the heart of our products and services. Our work opens up new universes to explore, enables amazing creativity and discovery, and powers what were once science fiction inventions from artificial intelligence to autonomous cars. NVIDIA is looking for great people in multiple disciplines to help us accelerate the next wave of artificial intelligence, in Software, Hardware, Research and more. If you are creative and talented, we want to hear from you.
The base salary range is 124,000 USD - 247,250 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.
You will also be eligible for equity and benefits. NVIDIA accepts applications on an ongoing basis.
NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
-
Senior Low Power Design Verification Engineer
2 weeks ago
Santa Clara, California, United States NVIDIA Full timeWe are looking for a Senior Low Power DV Engineer NVIDIA is known as a world leader in providing highly energy efficient products. We continue to rapidly grow the research and development of energy-efficient GPU and SOC architectures. We are continually innovating in creative and unrivaled ways to improve our ability to deliver exceptional perf/watt...
-
Senior Design Verification Engineer
2 weeks ago
Santa Clara, California, United States QuEST Global Full timeSenior Design Verification EngineerSanta Clara CA Experience Level: 7-15 years. JOB DESCRIPTION 1Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc.Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills.Good knowledge of EDA tools. Experience with signal...
-
Senior Design Verification Engineer
2 months ago
Santa Clara, United States QuEST Global Full timeSenior Design Verification Engineer Santa Clara CA Experience Level: 7-15 years. JOB DESCRIPTION 1 Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc. Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills. Good knowledge of EDA tools. Experience with signal...
-
Senior Design Verification Engineer
4 weeks ago
Santa Clara, United States Quest Global Full timeSenior Design Verification EngineerSanta Clara CAExperience Level: 7-15 years. JOB DESCRIPTION 1Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc.Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills.Good knowledge of EDA tools. Experience with signal...
-
Senior Design Verification Engineer
2 months ago
Santa Clara, United States Quest Global Full timeSenior Design Verification EngineerSanta Clara CAExperience Level: 7-15 years. JOB DESCRIPTION 1Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc.Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills.Good knowledge of EDA tools. Experience with signal...
-
Senior Digital Design Verification Engineer
4 weeks ago
Santa Clara, United States RF-Design Full timeNVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by...
-
Santa Clara, United States Qualcomm Full timeQualcomm's Power Management Systems team leads the industry in the system architecture and verification of high-performance Power Management Integrated Circuits (PMICs) and Power Management Units (PMUs) embedded in our chipsets for smartphones/tablets, notebooks, automotive infotainment and ADAS system, a variety of cutting-edge consumer electronics...
-
Santa Clara, United States Qualcomm Full timeQualcomm's Power Management Systems team leads the industry in the system architecture and verification of high-performance Power Management Integrated Circuits (PMICs) and Power Management Units (PMUs) embedded in our chipsets for smartphones/tablets, notebooks, automotive infotainment and ADAS system, a variety of cutting-edge consumer electronics...
-
Design Verification Engineer
2 months ago
Santa Clara, United States Ampcus Full timeRole: Design Verification Engineer Work Location: Santa Clara, CA Background check: Mandatory Meet and great: Mandatory JOB DESCRIPTION: Responsibilities: • Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. • Develop test plans...
-
Design Verification Engineer
4 weeks ago
Santa Clara, United States Ampcus Full timeRole: Design Verification Engineer Work Location: Santa Clara, CA Background check: Mandatory Meet and great: Mandatory JOB DESCRIPTION: Responsibilities: • Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. • Develop test plans...
-
Design Verification Engineer
2 days ago
Santa Clara, United States Expedite Technology Solutions LLC Full timeJOB DESCRIPTION: Responsibilities: • Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. • Develop test plans and coverage metrics from specifications and writing block and chip-level tests. • Create PERL/Python scripts to...
-
Design Verification Engineer
2 weeks ago
Santa Clara, California, United States Ampcus Full timeRole: Design Verification Engineer Work Location: Santa Clara, CA Background check: Mandatory Meet and great: MandatoryJOB DESCRIPTION:Responsibilities: Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. Develop test plans and...
-
Santa Clara, United States AMD Full timeWHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...
-
Santa Clara, United States AMD Full timeWHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...
-
Design Verification Engineer
2 weeks ago
Santa Clara, United States Expedite Technology Solutions LLC Full timeJOB DESCRIPTION: Responsibilities: • Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. • Develop test plans and coverage metrics from specifications and writing block and chip-level tests. • Create PERL/Python scripts to...
-
Design Verification Engineer
2 weeks ago
Santa Clara, United States Expedite Technology Solutions, LLC Full timeJOB DESCRIPTION: Responsibilities: • Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. • Develop test plans and coverage metrics from specifications and writing block and chip-level tests. • Create PERL/Python...
-
Senior Design Verification Engineer
1 month ago
Santa Clara, United States NVIDIA Full timeSenior Design Verification Engineer page is loaded Senior Design Verification Engineer Apply locations US, CA, Santa Clara time type Full time posted on Posted 2 Days Ago job requisition id JR1978941 We are now looking for a Senior Design Verification Engineer! As a member of our CPU Design Verification Team, you will be responsible for a portion of the...
-
Senior Design Verification Engineer
4 weeks ago
Santa Clara, United States NVIDIA Full timeSenior Design Verification Engineer page is loaded Senior Design Verification Engineer Apply locations US, CA, Santa Clara time type Full time posted on Posted 2 Days Ago job requisition id JR1978941 We are now looking for a Senior Design Verification Engineer! As a member of our CPU Design Verification Team, you will be responsible for a portion of the...
-
Design Verification Engineer
2 weeks ago
Santa Clara, California, United States Capgemini Engineering Full timeWe are seeking a Design Verification Engineer with below skills. Total 10 years of experience in UVM based verification. System Verilog assertions experience. Familiarity with C/C++ model integration in verification environments. Debug skills at IP and subsystem level. Good to have: GLS verification knowledge. Low power UPF verification. ARM based SoC level...
-
Senior Design Verification Engineer
24 hours ago
Santa Clara, United States NVIDIA Full timeSenior Design Verification Engineer page is loaded Senior Design Verification Engineer Apply locations US, CA, Santa Clara time type Full time posted on Posted 2 Days Ago job requisition id JR1978941 We are now looking for a Senior Design Verification Engineer! As a member of our CPU Design Verification Team, you will be responsible for a portion of the...
