Design Verification Engineer
1 week ago
We have 1 opening in Austin and another opening in either San Jose or San Diego.
**Hybrid 3 to 4 day per week**
Reminder
NO H1B or anyone that will need a H1B Sponsorship
Open to 1099 or C2C, but candidate must be a direct 1:1 with your firm.
- Candidate local to the San Jose market. (Top 2 candidates only per supplier only)
- Current state-of-the-art testbench development such as UVM methodology
- Experience in design verification with UVM and SystemVerilog is a MUST
Technical Description:
As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities • Triage regression failures and make testbench updates • Debug functional errors in RTL model using simulation and debug tools. • Maintain efficient and clean regression status • Develop Scalable SystemVerilog/UVM testbenches for unit level and/or Cluster level verification. • Review Architecture and Micro-Architecture specifications. • Closely work with Architects and RTL designers. • Define, maintain and execute unit level and/or Cluster level verification testplans. • Generate and run Testcases on logic simulation models. • Code Functional coverage models and System Verilog assertions. • Drive Functional Coverage and Code coverage to closure. • Integrate C++ reference model into Scoreboards
Requirements
• 5-15 year's industry experience in a design verification role.
• Proficient in System Verilog/UVM/OVM, OOP/C++
• Knowledge of GPU, experience with Shader, Texture, or Memory System a plus
• Experience with code coverage and functional coverage driven verification methodology. • Experience in creating, running and debugging of SystemVerilog/UVM constraint-random Testbench.
• Excellent working knowledge of scripting languages such as Python or Perl.
• Understanding of micro-architecture, logic design, FSMs, arithmetic datapath pipelines.
• Strong functional verification experience including Test planning, Testbench Architecture, Test/Coverage Model/Assertion Development.
• Strong debugging skills
• Strong programming skills with good understanding of algorithms and data structures
• Good verbal and written communication skills.
-
Design Verification Engineer
2 months ago
san jose, United States Sintegra Inc. Full timePosition Summary:We are seeking a highly skilled Design Verification Engineer with experience in domains such as PCIe and DDR. The ideal candidate will have a background in working with companies that develop SOC. This position requires working on-site for one of our clients in San Jose, California.Responsibilities:Develop and execute verification plans for...
-
Design Verification Engineer
2 months ago
san jose, United States Sintegra Inc. Full timePosition Summary:We are seeking a highly skilled Design Verification Engineer with experience in domains such as PCIe and DDR. The ideal candidate will have a background in working with companies that develop SOC. This position requires working on-site for one of our clients in San Jose, California.Responsibilities:Develop and execute verification plans for...
-
Design Verification Engineer
2 months ago
San Jose, United States Sintegra Inc. Full timePosition Summary:We are seeking a highly skilled Design Verification Engineer with experience in domains such as PCIe and DDR. The ideal candidate will have a background in working with companies that develop SOC. This position requires working on-site for one of our clients in San Jose, California.Responsibilities:Develop and execute verification plans for...
-
Design Verification Engineer
2 weeks ago
San Jose, United States Noblesoft Technologies Full timeRole : Design Verification EngineerLocation : San Jose CA (Onsite)Responsibilities:● Develop verification methodology and testbenches for digital and mixed-signal blocks● Test plan, coverage analysis and closure for parallel link and SerDes IP blocks and on-chip interconnectsBasic Qualifications:● BS, MS in Electrical Engineering, Computer Engineering,...
-
Design Verification Engineer
1 month ago
san jose, United States Acceler8 Talent Full timeAcceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed for the future of HPC and AI applications. The company has successfully closed a large Series A funding round and secured a significant partnership with a global industry leader.They are looking for a Principal ASIC Design...
-
Design Verification Engineer
2 months ago
san jose, United States Acceler8 Talent Full timeAcceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed for the future of HPC and AI applications. The company has successfully closed a large Series A funding round and secured a significant partnership with a global industry leader.They are looking for a Principal ASIC Design...
-
Design Verification Engineer
2 weeks ago
San Jose, United States ACL Digital Full timePosition: Design Verification EngineerLocation: San Jose/Austin (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Experience in verification of SerDes IP block interfaces in a complex SoC fabric...
-
Design Verification Engineer
2 months ago
San Jose, United States Canvendor Full timeCurrent state-of-the-art testbench development such as UVM methodologyExperience in design verification with UVM and SystemVerilog is a MUSTLocation -Hybrid 3 to 4 days per week Technical - As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities •...
-
Design Verification Engineer
1 month ago
san jose, United States Canvendor Full timeCurrent state-of-the-art testbench development such as UVM methodologyExperience in design verification with UVM and SystemVerilog is a MUSTLocation -Hybrid 3 to 4 days per week Technical - As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities •...
-
Design Verification Engineer
2 months ago
san jose, United States Canvendor Full timeCurrent state-of-the-art testbench development such as UVM methodologyExperience in design verification with UVM and SystemVerilog is a MUSTLocation -Hybrid 3 to 4 days per week Technical - As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities •...
-
Design Verification Engineer
2 months ago
san jose, United States ACL Digital Full timePosition: Design Verification EngineerLocation: San Jose/Austin (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Knowledge of GPU, experience with Shader, Texture, or Memory System a...
-
Design Verification Engineer
2 months ago
san jose, United States ACL Digital Full timePosition: Design Verification EngineerLocation: San Jose/Austin (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Knowledge of GPU, experience with Shader, Texture, or Memory System a...
-
Design Verification Engineer
5 months ago
San Jose, United States ACL Digital Full timePosition: Design Verification EngineerLocation: San Jose/Austin (Onsite/Hybrid)Position Overview:5+ years of relevant experience in Design Verification.Experience with System Verilog and UVM is a must.Strong experience in testbench development such as UVM methodology.Knowledge of GPU, experience with Shader, Texture, or Memory System a...
-
Design Verification Engineer
3 months ago
san jose, United States Mastech Digital Full timeJob Title: Senior Design Verification EngineerLocation : San Jose, CA or San Diego, CA (Hybrid)Contract RoleRequirement:BS/MS/PhD (or equivalent experience) 12+ years of relevant experience in Verification. Must have knowledge of entire testbench , flow, setup and Assigning taskVerification: Experience at all level - Block level - subsystem level.Proficient...
-
Design Verification Engineer
2 months ago
san jose, United States Mastech Digital Full timeJob Title: Senior Design Verification EngineerLocation : San Jose, CA or San Diego, CA (Hybrid)Contract RoleRequirement:BS/MS/PhD (or equivalent experience) 12+ years of relevant experience in Verification. Must have knowledge of entire testbench , flow, setup and Assigning taskVerification: Experience at all level - Block level - subsystem level.Proficient...
-
Design Verification Engineer
1 month ago
san jose, United States Oho Group Ltd Full timeTHIS IS NOT AN ENTRY LEVEL ROLE - PLEASE NO RECENT GRADUATESA $100m+ VC backed RISC-V scale up are looking for multiple Verification Engineers as they continue to accelerate their growth this year!They are at 400 people worldwide so have already been able to circumnavigate a lot of the typical speedbumps that effect early stage companies.They have in place...
-
Design Verification Engineer
1 month ago
san jose, United States Oho Group Ltd Full timeTHIS IS NOT AN ENTRY LEVEL ROLE - PLEASE NO RECENT GRADUATESA $100m+ VC backed RISC-V scale up are looking for multiple Verification Engineers as they continue to accelerate their growth this year!They are at 400 people worldwide so have already been able to circumnavigate a lot of the typical speedbumps that effect early stage companies.They have in place...
-
Design Verification Engineer
1 month ago
San Jose, United States Oho Group Ltd Full timeTHIS IS NOT AN ENTRY LEVEL ROLE - PLEASE NO RECENT GRADUATESA $100m+ VC backed RISC-V scale up are looking for multiple Verification Engineers as they continue to accelerate their growth this year!They are at 400 people worldwide so have already been able to circumnavigate a lot of the typical speedbumps that effect early stage companies.They have in place...
-
AI Design Verification Engineer
3 weeks ago
San Jose, United States Advanced Micro Devices, Inc. Full timeWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the...
-
Silicon Design Verification Engineer
3 days ago
San Jose, United States CareerArc Full timeWHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...