ASIC RTL Design Engineer

5 days ago


San Jose, United States Droisys Full time

Droisys is an innovation technology company focused on helping companies accelerate their digital initiatives from strategy and planning through execution. We leverage deep technical expertise, Agile methodologies, and data-driven intelligence to modernize systems of engagement and simplify human/tech interaction.

Amazing things happen when we work in environments where everyone feels a true sense of belonging and when candidates have the requisite skills and opportunities to succeed. At Droisys, we invest in our talent and support career growth, and we are always on the lookout for amazing talent who can contribute to our growth by delivering top results for our clients. Join us to challenge yourself and accomplish work that matters.

Client Description

Our client is a major Fortune 500 company and one of the world's most innovative and cutting-edge technology companies, and this role is in the Interactive department.

Droisys is seeking ASIC RTL Design Engineer job offering Onsite Work for a long-term job opportunity in San Jose, CA area of the USA.

Position: ASIC RTL Design Engineer

Location: San Jose, CA (4 days a week onsite, Friday Optional Remote)

Duration: Long Term

KEY RESPONSIBILITIES:

Write micro-architecture documentation and own major portions of the design and implementation of blocks to meet functional, timing, area, and power requirements.

Collaborate with architecture and hardware teams to understand the requirements.

Work with verification and physical design teams to achieve high quality design and successful tape out.

Design and implement logic functions that enable efficient test and debug.

Participate in silicon bring-up for features owned.

Contribute in cross-functional teams to solve novel problems across multiple functional areas in development of required features.

Implement automation to increase design team efficiency.

PREFERRED EXPERIENCE:

Must have proven track record of ASIC design on several production tape-outs.

Experience in Designing RTL block for an SOC.

Experience in integrating ASIC IP into an SOC.

Experience with Arm architecture and APB, AXI, CHI protocols.

Experience with synthesis, static timing analysis & optimizations.

Experience with design involving Interconnects.

Experience writing timing constraints and exceptions.

Experience with automation using scripting techniques such as PERL, Python or Tcl

Ability to develop clear and concise engineering documentation.

Experience in Power-saving techniques.

Ability to organize and present complex technical information.

Strong verbal and written communication skills



  • San Jose, United States Droisys Full time

    Droisys is an innovation technology company focused on helping companies accelerate their digital initiatives from strategy and planning through execution. We leverage deep technical expertise, Agile methodologies, and data-driven intelligence to modernize systems of engagement and simplify human/tech interaction.Amazing things happen when we work in...


  • San Jose, United States Droisys Full time

    Droisys is an innovation technology company focused on helping companies accelerate their digital initiatives from strategy and planning through execution. We leverage deep technical expertise, Agile methodologies, and data-driven intelligence to modernize systems of engagement and simplify human/tech interaction.Amazing things happen when we work in...

  • RTL Design Engineer

    3 weeks ago


    San Jose, United States Synapse Design Full time

    Job Description: ASIC Design & RTL Skills Architecture exploration and improvements Micro-architecture development includes interface definition, state machine, data & control path definition, design partitioning. RTL development using Verilog, System Verilog Lint, CDC, Synthesis, & Power Optimization Soft and hard IP integration Collaboration with...

  • RTL Design Engineer

    4 weeks ago


    San Jose, United States Synapse Design Full time

    Job Description: ASIC Design & RTL SkillsArchitecture exploration and improvementsMicro-architecture development includes interface definition, state machine, data & control path definition, design partitioning.RTL development using Verilog, System VerilogLint, CDC, Synthesis, & Power OptimizationSoft and hard IP integrationCollaboration with verification...

  • RTL Design Engineer

    4 weeks ago


    San Jose, United States Synapse Design Full time

    Job Description: ASIC Design & RTL Skills Architecture exploration and improvements Micro-architecture development includes interface definition, state machine, data & control path definition, design partitioning. RTL development using Verilog, System Verilog Lint, CDC, Synthesis, & Power Optimization Soft and hard IP integration Collaboration with...

  • ASIC Design/RTL

    2 weeks ago


    San Jose, California, United States CHJ Recruiting Full time

    Computational requirements for next generation automotive camera processors are challenged by highly constrained use case environments (low power/small footprint) and competitive market dynamics. The ASIC Engineering team at our client's company architects, designs and verifies the family of camera video processors at the heart of the company. As an ASIC...

  • ASIC Design/RTL

    4 weeks ago


    San Jose, United States CHJ Recruiting Full time

    Computational requirements for next generation automotive camera processors are challenged by highly constrained use case environments (low power/small footprint) and competitive market dynamics. The ASIC Engineering team at our client's company architects, designs and verifies the family of camera video processors at the heart of the company. As an ASIC...

  • RTL Design Engineer

    4 weeks ago


    San Jose, United States Synapse Design Inc. Full time

    Job Description: ASIC Design & RTL SkillsArchitecture exploration and improvementsMicro-architecture development includes interface definition, state machine, data & control path definition, design partitioning.RTL development using Verilog, System VerilogLint, CDC, Synthesis, & Power OptimizationSoft and hard IP integrationCollaboration with verification...


  • San Jose, California, United States Managed Staffing Full time

    Pay: $ $77.97/Hourly/W2 Location: Santa Clara - 3 days onsite is preferred Job Duties The work will expose the designer to a number of IP including ARM cores, Ethernet, DDR, DMA, PCIE, SATA and AMD internal IP's. Successful candidates will be responsible for leading, and participating in, the design of leading edge SoC's in advanced digital CMOS...


  • San Jose, United States Infobahn Softworld Full time

    Job Description Job Description We have an immediate opportunity with one of our direct clients. Please find the job description below and if you are interested, please forward your resume and share below details: Best contact number: Work Authorization: Hourly Payrate expected (W2): Month & Day of birth (MM/DD): Present Location & Zip-code: LinkedIn: Title:...

  • ASIC Design Engineer

    4 weeks ago


    San Jose, United States InterSources Full time

    Title: SIC Design Engineer Duration: Full Time/Perm Location: San Jose, CA JOB DESCRIPTION We are looking for an ASIC design engineer with hands-on RTL design experience. Understanding of Networking is preferable. Good communication skills, great problem-solving skills, and the ability to work both individually and collaboratively in a team environment...


  • San Jose, United States Infobahn SoftWorld Inc Full time

    Job DescriptionJob DescriptionWe have an immediate opportunity with one of our direct clients. Please find the job description below and if you are interested, please forward your resume and share below details:Best contact number:Work Authorization:Hourly Payrate expected (W2):Month & Day of birth (MM/DD):Present Location & Zip-code:LinkedIn: Title:...


  • San Jose, United States Managed Staffing Full time

    Pay: $52.45 - $77.97/Hourly/W2 Location: Santa Clara - 3 days onsite is preferred Job Duties The work will expose the designer to a number of IP including ARM cores, Ethernet, DDR, DMA, PCIE, SATA and AMD internal IP's. Successful candidates will be responsible for leading, and participating in, the design of leading edge SoC's in advanced digital CMOS...

  • ASIC Design Engineer

    4 weeks ago


    San Jose, United States Infinera Full time

    Description Title: ASIC Design Engineer Location: San Jose, CA Responsibilities · Control subsystem development in large mixed signal ASICs · Work with system architect to define control plane spec / micro-architecture and RTL development · Design size/timing/power optimization via micro-architecture/RTL/Synthesis · Layout support for...


  • San Jose, California, United States Spreadtrumusa Full time

    Wireless MAC ASIC Design Engineer (All levels) As a member of our engineering team, you will work on the latest WLAN technology and product development. Successful candidates will be participating in the design of leading edge ASICs for Wireless Connectivity SoC platform.Responsibilities The Wireless MAC ASIC design engineer is responsible for the design and...

  • RTL Design Engineer

    2 weeks ago


    San Jose, California, United States LanceSoft Full time

    KEY RESPONSIBILITIES: Microarchitecture development of IP subsystems Perform RTLdesign of digital components. Work with functional verification team to meet coverage and quality standards. Analyze/fix Lint and CDC errors of the components. PREFERRED EXPERIENCE: 10 years' experience in RTLcoding Knowledge of PCIe Gen5 and PIPE specification Knowledge of ASIC...

  • RTL Design Engineer

    4 days ago


    San Jose, United States LanceSoft Full time

    KEY RESPONSIBILITIES: Microarchitecture development of IP subsystems Perform RTL design of digital components. Work with functional verification team to meet coverage and quality standards. Analyze/fix Lint and CDC errors of the components. Guarantee quality/timely deliverables meeting project's schedule. Help to improve/automate design process. Support...

  • RTL Design Engineer

    4 weeks ago


    San Jose, United States LanceSoft, Inc. Full time

    KEY RESPONSIBILITIES: • Microarchitecture development of IP subsystems• Perform RTL design of digital components. • Work with functional verification team to meet coverage and quality standards. • Analyze/fix Lint and CDC errors of the components. • Guarantee quality/timely deliverables meeting project’s schedule. • Help to improve/automate...


  • San Jose, United States Spreadtrumusa Full time

    Wireless MAC ASIC Design Engineer (All levels) As a member of our engineering team, you will work on the latest WLAN technology and product development. Successful candidates will be participating in the design of leading edge ASICs for Wireless Connectivity SoC platform. Responsibilities The Wireless MAC ASIC design engineer is responsible for the design...


  • San Jose, United States ScaleFlux Full time

    We are looking for Sr. ASIC Design Engineer to join our rapidly growing ASIC design team focused on high performance data center infrastructure ASIC design and SOC development. The ideal candidate for this role shares our passion for creating innovative technologies, and thrives in a highly dynamic, fast-paced, results-driven environment. We are looking for...