Design Verification Engineer

4 weeks ago

Austin, United States META Full time

Summary:

Meta's Reality Labs (RL) focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta RL Silicon team is driving the state-of-the-art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our chips will enable AR devices where our real and virtual world will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistor, through architecture, to firmware, and algorithms. As a Design Verification Engineer at Meta Reality Labs, you will work with a world-class group of researchers and engineers, and use your digital design and verifications skills to implement the testing infrastructure to validate new core IP or SoC implementations. You will work closely with researchers, architects and designers in creating test bench requirements and test cases for multiple state of the art IPs or SoCs.

Required Skills:

Design Verification Engineer Responsibilities:

  1. Work with researchers and architects defining verification plans for each of the different core IP or SoCs.

  2. Define and track detailed test plans for the different modules and top levels.

  3. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage.

  4. Debug, root-cause and resolve functional failures in the design, partnering with the Design team.

  5. Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality.

  6. Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry.

Minimum Qualifications:

Minimum Qualifications:

  1. Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta.

  2. 3+ years of hands-on experience in Verilog, SystemVerilog, C/C++ based verification and UVM methodology.

  3. 3+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies.

  4. Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation.

  5. Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments.

  6. Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle.

Preferred Qualifications:

Preferred Qualifications:

  1. Experience in development of UVM based verification environments from scratch.

  2. Experience with Design verification of Data-center applications like Video, AI/ML and Networking designs.

  3. Experience with revision control systems like Mercurial(Hg), Git or SVN.

  4. Experience with low power design.

  5. Experience working across and building relationships with cross-functional design, model and emulation teams.

  6. Track record of 'first-pass success' in ASIC development cycles.

  7. Master's degree in Computer Science, Computer Engineering, or a related field.

Public Compensation:

$114,000/year to $166,000/year + bonus + equity + benefits

Industry: Internet

Equal Opportunity:

Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@fb.com.

  • Design Verification Engineer

    2 weeks ago

    Austin, Texas, United States Lumicity Full time

    Senior Design Verification Engineer - Digital Design Verification - High-Speed Communication Protocols - VLSI - AustinWe are partnered with an exciting startup that is creating innovative technology for the optical communications industry as they look to build a new verification function in the US.If you are experienced within digital design verification...

  • Design Verification Engineer

    3 weeks ago

    Austin, United States Lumicity Full time

    Senior Design Verification Engineer - Digital Design Verification - High-Speed Communication Protocols - VLSI - Austin We are partnered with an exciting startup that is creating innovative technology for the optical communications industry as they look to build a new verification function in the US. If you are experienced within digital design verification...

  • Design Verification Engineer

    5 days ago

    Austin, Texas, United States Timely Find Full time

    We are hiring for our client - Mega Cloud Lab.We are looking for a talented Verification Engineer to be part of our dynamic team. In this role, you will be tasked with crafting and implementing thorough verification environments to validate the performance and reliability of our intricate digital designs.Primary Duties Architect and construct scalable,...

  • Design Verification Engineer

    4 weeks ago

    austin, United States Lumicity Full time

    Senior Design Verification Engineer - Digital Design Verification - High-Speed Communication Protocols - VLSI - AustinWe are partnered with an exciting startup that is creating innovative technology for the optical communications industry as they look to build a new verification function in the US.If you are experienced within digital design verification...

  • Design Verification Engineer

    2 weeks ago

    Austin, Texas, United States Correct Designs Full time

    Design Verification Engineer Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you. Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and...

  • Design Verification Engineer

    4 weeks ago

    Austin, United States Correct Designs Full time

    Design Verification Engineer Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you. Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and...

  • Design Verification Engineer

    1 week ago

    Austin, Texas, United States Correct Designs Full time

    Design Verification EngineerLooking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you.Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and...

  • Design Verification Engineer

    2 weeks ago

    Austin, Texas, United States META Full time

    Summary:Meta's Reality Labs (RL) focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta RL Silicon team is driving the state-of-the-art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map...

  • Senior Verification Engineer

    3 days ago

    Austin, Texas, United States Cadence Design Systems Full time

    Our Company Culture:Cadence is a global electronic design automation company providing software, hardware, and intellectual property to design advanced semiconductor chips.Our team is passionate about solving the world's toughest technical challenges and pushing the limits of the industry.As a verification expert, you will be part of our North America...

  • Design Verification Engineer

    10 hours ago

    Austin, Texas, United States Meta (Facebook) Full time

    Reality Labs focuses on delivering Meta's vision through Augmented Reality (AR) and Smart Devices. Compute power requirements of these devices require custom silicon. Meta's Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the...

  • Verification Engineer

    3 days ago

    Austin, Texas, United States PEAK Technical Staffing USA Full time

    We are seeking a highly skilled Senior-Level Design Verification Engineer to join our team. As an HW Design Verification Engineer, you will play a critical role in ensuring the quality and reliability of our digital designs through comprehensive verification methodologies.About the Job:The successful candidate will have a strong background in verification...

  • Design Verification Engineer

    5 days ago

    Austin, Texas, United States META Full time

    Meta's Reality Labs (RL) focuses on delivering Meta's vision through Augmented Reality (AR). The Compute power requirements of Augmented Reality require custom silicon. The Meta RL Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map...

  • Design Verification Engineer

    5 days ago

    Austin, Texas, United States Intelliswift Full time

    Assistant Manager - Technical Recruitment @ Intelliswift - An LTTS Company Full time role.Sunnyvale, California or Austin, TexasNote: No hybrid or remoteJob Description & Skill RequirementDefine and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification.Develop functional tests based on...

  • Principal Verification Engineer

    17 hours ago

    Austin, Texas, United States Cadence Design Systems Full time

    Cadence is a global leader in electronic design automation, and we're seeking an exceptional Principal Verification Engineer to join our team.Job OverviewBecome a key technical lead for assigned modules, delivering high-quality testbenches and testcases to customers.Utilize specialized domain knowledge to resolve complex problems proactively and...

  • Sr. Principal Design verification engineer

    5 days ago

    Austin, Texas, United States Cadence Design Systems Full time

    At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Job Responsibilities Become a PoC for assigned module and deliver high quality TB and Testcases to Cadence customers.Provide a proactive and creative approach to resolving problems using specialized domain knowledge.Guide creation and publishing of...

  • Senior Design Verification Engineer

    2 weeks ago

    Austin, Texas, United States Correct Designs Full time

    Senior Design Verification Engineer Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you. Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX,...

  • Senior Design Verification Engineer

    1 week ago

    Austin, Texas, United States Correct Designs Full time

    Senior Design Verification EngineerLooking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you.Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX,...

  • Sr. Principal Design verification engineer

    3 weeks ago

    Austin, Texas, United States Cadence Design Systems Full time

    At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.Job Responsibilities Become a PoC for assigned module and deliver high quality TB and Testcases to Cadence customers Provides a proactive and creative approach to resolving problems using specialized domain knowledge Guides creation and publishing of...

  • Design Verification Engineer

    5 days ago

    Austin, Texas, United States Ursus Full time

    Description : As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities • Triage regression failures and make testbench updates • Debug functional errors in RTL model using simulation and debug tools. • Maintain efficient and clean regression...

  • Senior HW Design Verification Engineer

    3 days ago

    Austin, Texas, United States PEAK Technical Staffing USA Full time

    Our dynamic team is looking for an experienced Senior-Level Design Verification Engineer to join us. As an HW Design Verification Engineer, you will be responsible for ensuring the quality and reliability of our digital designs through rigorous verification processes.About the Role:The successful candidate will have a strong background in verification...