![Randstad](https://media.trabajo.org/img/noimg.jpg)
silicon verification engineer
4 weeks ago
silicon verification engineer.
-
mountain view , california
-
posted 3 days ago
job details
summary
-
$67.72 - $72.72 per hour
-
contract
-
bachelor degree
-
category computer and mathematical occupations
-
reference1053364
job details
job summary:
-
Define, document, and implement a UVM verification environment including agents and scoreboards
-
Write test plans and implement them by developing tests, test generators, test benches, checkers, coverage, and other verification collateral
-
Run tests on RTL and Gate Level Netlists, debug failures to root cause, and recommend fixes
-
Support post-silicon verification activities of the products working with design and product teams
location: Mountain View, California
job type: Contract
salary: $67.72 - 72.72 per hour
work hours: 8am to 5pm
education: Bachelors
responsibilities:
-
Define, document, and implement a UVM verification environment including agents and scoreboards
-
Write test plans and implement them by developing tests, test generators, test benches, checkers, coverage, and other verification collateral
-
Run tests on RTL and Gate Level Netlists, debug failures to root cause, and recommend fixes
-
Support post-silicon verification activities of the products working with design and product teams
qualifications:
-
Experience level: Experienced
-
Minimum 10 years of experience
-
Education: Bachelors
skills:
-
Verilog
-
Professional EngineerEqual Opportunity Employer: Race, Color, Religion, Sex, Sexual Orientation, Gender Identity, National Origin, Age, Genetic Information, Disability, Protected Veteran Status, or any other legally protected group status.At Randstad Digital, we welcome people of all abilities and want to ensure that our hiring and interview process meets the needs of all applicants. If you require a reasonable accommodation to make your application or interview experience a great one, please contact HRsupport@randstadusa.com.Pay offered to a successful candidate will be based on several factors including the candidate's education, work experience, work location, specific job duties, certifications, etc. In addition, Randstad Digital offers a comprehensive benefits package, including health, an incentive and recognition program, and 401K contribution (all benefits are based on eligibility).Applications accepted on ongoing basis until filled.Qualified applicants in San Francisco with criminal histories will be considered for employment in accordance with the San Francisco Fair Chance Ordinance.We will consider for employment all qualified Applicants, including those with criminal histories, in a manner consistent with the requirements of applicable state and local laws, including the City of Los Angeles' Fair Chance Initiative for Hiring Ordinance.
-
silicon verification engineer
5 days ago
Mountain View, California, United States Randstad Full timesilicon verification engineer. mountain view , california posted 4 days ago job detailssummary $ $72.72 per hour contract bachelor degree category computer and mathematical occupations reference job detailsjob summary: Define, document, and implement a UVM verification environment including agents and scoreboards Write test plans and implement them by...
-
Silicon Verification Engineer
1 month ago
Mountain View, United States Ursus Inc Full timeJOB TITLE: Silicon Verification Engineer LOCATION: Santa Clara CA , Austin TX, Portland OR, Fort Collins CO SALARY: 160-190K annual Responsibilities Work closely with architecture and RTL designers on verifying the functionality correctness of the design Reviewing Architecture and Design Specifications Develop test plans and test environments Develop tests...
-
Silicon Verification Engineer
6 days ago
Mountain View, United States Ursus Inc Full timeJOB TITLE: Silicon Verification Engineer LOCATION: Santa Clara CA , Austin TX, Portland OR, Fort Collins CO SALARY: 160-190K annual Responsibilities Work closely with architecture and RTL designers on verifying the functionality correctness of the design Reviewing Architecture and Design Specifications Develop test plans and test environments Develop tests...
-
Silicon Verification Engineer
4 weeks ago
Mountain View, United States Randstad Full timejob summary: Define, document, and implement a UVM verification environment including agents and scoreboards Write test plans and implement them by developing tests, test generators, test benches, checkers, coverage, and other verification collateral Run tests on RTL and Gate Level Netlists, debug failures to root cause, and recommend fixes Support...
-
Silicon verification engineer
4 weeks ago
Mountain View, United States Randstad Full timejob summary: Define, document, and implement a UVM verification environment including agents and scoreboards Write test plans and implement them by developing tests, test generators, test benches, checkers, coverage, and other verification collateral Run tests on RTL and Gate Level Netlists, debug failures to root cause, and recommend fixes Support...
-
Silicon Verification Engineer
4 weeks ago
Mountain View, United States Randstad USA Full timejob summary: Define, document, and implement a UVM verification environment including agents and scoreboardsWrite test plans and implement them by developing tests, test generators, test benches, checkers, coverage, and other verification collateralRun tests on RTL and Gate Level Netlists, debug failures to root cause, and recommend fixesSupport...
-
Silicon verification engineer
3 weeks ago
Mountain View, United States Randstad Full timejob summary: Define, document, and implement a UVM verification environment including agents and scoreboards Write test plans and implement them by developing tests, test generators, test benches, checkers, coverage, and other verification collateral Run tests on RTL and Gate Level Netlists, debug failures to root cause, and recommend fixes Support...
-
Silicon Verification Engineer
4 weeks ago
Mountain View, California, United States Randstad USA Full timejob summary: Define, document, and implement a UVM verification environment including agents and scoreboardsWrite test plans and implement them by developing tests, test generators, test benches, checkers, coverage, and other verification collateralRun tests on RTL and Gate Level Netlists, debug failures to root cause, and recommend fixesSupport post-silicon...
-
Silicon Verification Engineer
4 weeks ago
Mountain View, United States Ursus Inc Full timeJOB TITLE: Silicon Verification Engineer LOCATION: Santa Clara CA , Austin TX, Portland OR, Fort Collins CO SALARY: 160-190K annual Responsibilities Work closely with architecture and RTL designers on verifying the functionality correctness of the design Reviewing Architecture and Design Specifications Develop test plans and test...
-
Silicon Verification Engineer
2 months ago
Mountain View, United States Ursus Inc Full timeJOB TITLE: Silicon Verification Engineer LOCATION: Santa Clara CA , Austin TX, Portland OR, Fort Collins CO SALARY: 160-190K annual Responsibilities Work closely with architecture and RTL designers on verifying the functionality correctness of the design Reviewing Architecture and Design Specifications Develop test plans and test environments Develop...
-
Silicon Verification Engineer
3 weeks ago
Mountain View, United States Ursus Inc Full timeJOB TITLE: Silicon Verification Engineer LOCATION: Santa Clara CA , Austin TX, Portland OR, Fort Collins CO SALARY: 160-190K annual Responsibilities Work closely with architecture and RTL designers on verifying the functionality correctness of the design Reviewing Architecture and Design Specifications Develop test plans and test environments Develop...
-
Silicon Logic Formal Verification Engineer
1 month ago
Mountain View, United States Ursus Inc Full timeJOB TITLE: Silicon Logic Formal Verification LOCATION: (US) Santa Clara CA , Austin TX, Portland OR, Fort Collins CO Responsibilities Working with RTL design engineers on identifying the microarchitecture features for formal micro-architecture specification. Developing a comprehensive formal verification test plan. Proving properties of the design, finding...
-
Silicon Logic Formal Verification Engineer
3 weeks ago
Mountain View, United States Ursus Inc Full timeJOB TITLE: Silicon Logic Formal Verification LOCATION: (US) Santa Clara CA , Austin TX, Portland OR, Fort Collins CO Responsibilities Working with RTL design engineers on identifying the microarchitecture features for formal micro-architecture specification. Developing a comprehensive formal verification test plan. Proving properties of the design, finding...
-
Silicon Logic Formal Verification Engineer
6 days ago
Mountain View, United States Ursus Inc Full timeJOB TITLE: Silicon Logic Formal Verification LOCATION: (US) Santa Clara CA , Austin TX, Portland OR, Fort Collins CO Responsibilities Working with RTL design engineers on identifying the microarchitecture features for formal micro-architecture specification. Developing a comprehensive formal verification test plan. Proving properties of the...
-
Verification Engineer
2 months ago
Mountain View, United States BrickRed Systems Full timeWe are seeking a highly skilled Silicon Verification Engineer to join our team. The ideal candidate will be responsible for writing Silicon verification tests, running and debugging tests, and ensuring the overall quality and functionality of our silicon designs. This role requires a strong background in electrical or computer engineering, proficiency in...
-
Verification Engineer
2 months ago
Mountain View, United States BrickRed Systems Full timeWe are seeking a highly skilled Silicon Verification Engineer to join our team. The ideal candidate will be responsible for writing Silicon verification tests, running and debugging tests, and ensuring the overall quality and functionality of our silicon designs. This role requires a strong background in electrical or computer engineering, proficiency in...
-
Silicon Logic Formal Verification Engineer
2 months ago
Mountain View, United States Ursus Inc Full timeJOB TITLE: Silicon Logic Formal Verification LOCATION: (US) Santa Clara CA , Austin TX, Portland OR, Fort Collins CO Responsibilities Working with RTL design engineers on identifying the microarchitecture features for formal micro-architecture specification. Developing a comprehensive formal verification test plan. Proving properties of the...
-
Silicon Logic Formal Verification Engineer
5 days ago
Mountain View, California, United States Ursus Inc Full timeJOB TITLE: Silicon Logic Formal Verification LOCATION: (US) Santa Clara CA , Austin TX, Portland OR, Fort Collins CO Responsibilities Working with RTL design engineers on identifying the microarchitecture features for formal micro-architecture specification. Developing a comprehensive formal verification test plan. Proving properties of the design,...
-
Silicon Logic Formal Verification Engineer
3 weeks ago
Mountain View, United States Ursus Inc Full timeJOB TITLE: Silicon Logic Formal Verification LOCATION: (US) Santa Clara CA , Austin TX, Portland OR, Fort Collins CO Responsibilities Working with RTL design engineers on identifying the microarchitecture features for formal micro-architecture specification. Developing a comprehensive formal verification test plan. Proving properties of the...
-
Silicon Logic Formal Verification Engineer
1 month ago
Mountain View, United States Ursus Inc Full timeJOB TITLE: Silicon Logic Formal Verification LOCATION: (US) Santa Clara CA , Austin TX, Portland OR, Fort Collins CO Responsibilities Working with RTL design engineers on identifying the microarchitecture features for formal micro-architecture specification. Developing a comprehensive formal verification test plan. ...