Senior Hardware Engineer

4 weeks ago

Palo Alto, United States InDepth Engineering Solutions Full time
Job Description
JOB DESCRIPTION

Responsibilities:

Role: Sr. Physical Design Engineer

As a Sr. physical design engineer, you will contribute to all design phases of physical design of high performance SoC design at both the block and subchip levels, as well as the full-chip level from RTL to GDSII. You will collaborate with the Foundry Process Engineer, SoC Architect, Microarchitecture, Packaging, Signal Integrity and Power Integrity teams to drive the overall Physical Design aspects, leading to a successful tapeout and production silicon.

Key Qualifications include (but not limited to):

Extensive physical design experiences at both the block level and subchip level, as well as full-chip level is a plus.

Deep knowledge in physical design, including physical aware synthesis, floorplanning, clock tree implementation, routing, STA timing signoff, and chip-finishing.

Good knowledge of basic soc architecture. Be able to work with Front-end design team to address timing, congestion and power issues.

In-Depth Knowledge of design flow from RTL to GDSII.

Good knowledge of EM-IR sign-off requirements.

Experience in using EDA tools like Synopsys (/Cadence) for PPA optimization.

Good script skills such as perl/tcl.

Responsibilities include (but not limited to):

Perform subchip level and block level place and route, and close design to meeting performance, power and area.

Lead and Perform all aspects of full chip SoC integration activities: die size optimization, floorplanning, hard IP integration, partitioning, chip level clock planning, bump placement / RDL routing, power grid generation, full chip STA timing, DFT strategy planning, and final physical verification.

Good knowledge of timing analysis, power analysis, physical verification (DRC/LVS), and formal verification

Working knowledge of UPF specification in Power Intent design, implementation, and verification of power gating, level shifter, and isolation.

Define EM-IR signoff requirements and sign-off methodology.

Define and support Static and Dynamic, thermal, electro-migration, peak current, di/dt, and effective resistance analysis

Develop and support Chip-package-Co-Analysis (CPA) and Chip-Power-Model (CPM) on-die model for package & die co-design analysis

Be an EM-IR sign-off lead with successful tape out track records

Excellent hand-on experience in voltage drop analysis using redhawk or redhawk-SC

Excellent hand-on experience and debugging skills of finding root cause of voltage drop and EM issues

Solid background in EM-IR fundamentals, analytical aptitude and excellent attention to detail

Requirements

Perform subchip level and block level place and route, and close design to meeting performance, power and area.

Lead and Perform all aspects of full chip SoC integration activities: die size optimization, floorplanning, hard IP integration, partitioning, chip level clock planning, bump placement / RDL routing, power grid generation, full chip STA timing, DFT strategy planning, and final physical verification.

Good knowledge of timing analysis, power analysis, physical verification (DRC/LVS), and formal verification

Working knowledge of UPF specification in Power Intent design, implementation, and verification of power gating, level shifter, and isolation.

Define EM-IR signoff requirements and sign-off methodology.

Define and support Static and Dynamic, thermal, electro-migration, peak current, di/dt, and effective resistance analysis

Develop and support Chip-package-Co-Analysis (CPA) and Chip-Power-Model (CPM) on-die model for package & die co-design analysis

Be an EM-IR sign-off lead with successful tape out track records

Excellent hand-on experience in voltage drop analysis using redhawk or redhawk-SC

Excellent hand-on experience and debugging skills of finding root cause of voltage drop and EM issues

Solid background in EM-IR fundamentals, analytical aptitude and excellent attention to detail

#IND

  • Senior Hardware Design Engineer

    2 weeks ago

    Palo Alto, California, United States PSI Quantum Full time

    PsiQuantum is on a mission to build the world's first fault tolerant quantum computer capable of tackling today's most intractable computational challenges to deliver transformative results. We know that means it will need roughly 1 million qubits and will be building scale in size. Quantum computing is expected to deliver breakthroughs for today's still...

  • Director, Hardware Engineering

    4 weeks ago

    Palo Alto, United States Hewlett Packard Enterprise Full time

    Director, Hardware Engineering page is loaded Director, Hardware Engineering Apply locations Palo Alto, California, United States of America time type Full time posted on Posted 2 Days Ago job requisition id 3133694 Director, Hardware Engineering Description - 367 Garage: HP's New AI Incubator How HP is creating new product categories with GenAI HP is the...

  • Director, Hardware Engineering

    3 weeks ago

    Palo Alto, United States Hewlett Packard Enterprise Full time

    Director, Hardware Engineering page is loaded Director, Hardware Engineering Apply locations Palo Alto, California, United States of America time type Full time posted on Posted 2 Days Ago job requisition id 3133694 Director, Hardware Engineering Description - 367 Garage: HP's New AI Incubator How HP is creating new product categories with GenAI HP is the...

  • Director, Hardware Engineering

    2 weeks ago

    Palo Alto, California, United States HP Full time

    Director, Hardware Engineering at HP's 367 GarageHP is known as the original Silicon Valley garage company that revolutionized technology and innovation. Today, HP is focusing on creating new product categories and shaping the future of computing through 367 Garage, an incubation group powered by GenAI.At 367 Garage, teams have the freedom to explore,...

  • Director, Hardware Engineering

    3 weeks ago

    Palo Alto, United States HP Full time

    Director, Hardware Engineering Description - 367 Garage: HP's New AI Incubator How HP is creating new product categories with GenAI HP is the original Silicon Valley garage company, where two engineers started a global revolution in technology and innovation. Today, HP is going back to its roots with 367 Garage, a new incubation group leveraging GenAI to...

  • Director, Hardware Engineering

    1 week ago

    Palo Alto, United States Hewlett Packard Full time

    367 Garage: HP's New AI Incubator How HP is creating new product categories with GenAI HP is the original Silicon Valley garage company, where two engineers started a global revolution in technology and innovation. Today, HP is going back to its roots with 367 Garage, a new incubation group leveraging GenAI to create new product categories and the future...

  • Director of Hardware Engineering

    2 weeks ago

    Palo Alto, United States HP Full time

    367 Garage: HP's New AI Incubator How HP is creating new product categories with GenAI HP is the original Silicon Valley garage company, where two engineers started a global revolution in technology and innovation. Today, HP is going back to its roots with 367 Garage, a new incubation group leveraging GenAI to create new product categories and the future of...

  • Director of Hardware Engineering

    3 weeks ago

    Palo Alto, United States HP Full time

    367 Garage: HP's New AI Incubator How HP is creating new product categories with GenAI HP is the original Silicon Valley garage company, where two engineers started a global revolution in technology and innovation. Today, HP is going back to its roots with 367 Garage, a new incubation group leveraging GenAI to create new product categories and the future of...

  • Director of Hardware Engineering

    2 weeks ago

    Palo Alto, California, United States HP Full time

    367 Garage: HP's New AI Incubator How HP is creating new product categories with GenAI HP is the original Silicon Valley garage company, where two engineers started a global revolution in technology and innovation. Today, HP is going back to its roots with 367 Garage, a new incubation group leveraging GenAI to create new product categories and the future of...

  • Director of Hardware Engineering

    2 weeks ago

    Palo Alto, United States HP Full time

    367 Garage: HPs New AI Incubator How HP is creating new product categories with GenAI HP is the original Silicon Valley garage company, where two engineers started a global revolution in technology and innovation. Today, HP is going back to its roots with 367 Garage, a new incubation group leveraging GenAI to create new product categories and the future of...

  • Principal Hardware Design Engineer

    4 weeks ago

    Palo Alto, United States PSI Quantum Full time

    PsiQuantum is on a mission to build the world's first fault tolerant quantum computer capable of tackling today's most intractable computational challenges to deliver transformative results. We know that means it will need roughly 1 million qubits and will be building scale in size. Quantum computing is expected to deliver breakthroughs for today's still...

  • Director of Hardware Engineering

    4 weeks ago

    Palo Alto, United States HP Full time

    367 Garage: HP's New AI IncubatorHow HP is creating new product categories with GenAIHP is the original Silicon Valley garage company, where two engineers started a global revolution in technology and innovation. Today, HP is going back to its roots with 367 Garage, a new incubation group leveraging GenAI to create new product categories and the future of...

  • Director of Hardware Engineering

    2 weeks ago

    Palo Alto, United States HP Full time

    367 Garage: HP's New AI IncubatorHow HP is creating new product categories with GenAIHP is the original Silicon Valley garage company, where two engineers started a global revolution in technology and innovation. Today, HP is going back to its roots with 367 Garage, a new incubation group leveraging GenAI to create new product categories and the future of...

  • Principal Hardware Design Engineer

    2 weeks ago

    Palo Alto, California, United States Current Job Openings Full time

    Welcome to PsiQuantum! We are dedicated to developing the world's first quantum computer capable of solving complex computational challenges. Our team is focused on leveraging quantum physics to achieve unprecedented performance improvements in various fields such as climate, healthcare, finance, and more. Through our photonics-based architecture and...

  • Senior Embedded Engineer

    2 weeks ago

    Palo Alto, United States EverCharge, Inc. Full time

    About EverCharge EverCharge is a leading provider of electric vehicle (EV) charging devices and management systems and provides hardware and software EV charging solutions for fleets, multi-unit, and single-family homes. Our turnkey offerings are designed to utilize existing infrastructure to scale EV charging at the lowest cost. EverCharge’s...

  • Intern - Hardware Engineer

    3 weeks ago

    Palo Alto, United States SambaNova Systems Full time

    The era of pervasive AI has arrived.  In this era, organizations will use generative AI to unlock hidden value in their data, accelerate processes, reduce costs, drive efficiency and innovation to fundamentally transform their businesses and operations at scale. SambaNova Suite™ is the first full-stack, generative AI platform, from chip to model,...

  • Sr Staff/Principal EE Hardware Design Engineer

    1 week ago

    Palo Alto, United States Kolar Design Full time

    Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the world. The Hardware Engineering team at Array Labs is responsible for the analysis and design of our satellite and ground-station hardware platforms. These platforms tend to be a heterogenous mix of various subsystems like compute, memory,...

  • Sr Staff/Principal EE Hardware Design Engineer

    1 week ago

    Palo Alto, United States Kolar Design Full time

    Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the world. The Hardware Engineering team at Array Labs is responsible for the analysis and design of our satellite and ground-station hardware platforms. These platforms tend to be a heterogenous mix of various subsystems like compute, memory,...

  • Sr Staff/Principal EE Hardware Design Engineer

    2 weeks ago

    Palo Alto, California, United States ArrayLabs, LLC Full time

    Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the world.The Hardware Engineering team at Array Labs is responsible for the analysis and design of our satellite and ground-station hardware platforms. These platforms tend to be a heterogenous mix of various subsystems like compute, memory,...

  • Sr Staff/Principal EE Hardware Design Engineer

    2 weeks ago

    Palo Alto, California, United States ArrayLabs, LLC Full time

    Array Labs is building a distributed radar imaging constellation to power the first accurate, real-time 3D model of the world. The Hardware Engineering team at Array Labs is responsible for the analysis and design of our satellite and ground-station hardware platforms. These platforms tend to be a heterogenous mix of various subsystems like compute, memory,...