Design Verification Engineer

2 months ago


San Francisco, United States Enfabrica Full time

Summary

Join an ambitious, experienced team of silicon and distributed systems experts as a design verification engineer. You have the opportunity to build a groundbreaking new category of product that revolutionizes the performance and scalability of next-generation distributed computing systems, and to help solve key infrastructure challenges facing our customers.

We are looking for talented, motivated candidates with experience designing and verifying large-scale networking and computing chips, and who are looking to grow in a fast paced, dynamic startup environment. We seek experienced verification engineers who can contribute across the full lifecycle of complex chip development, from microarchitecture definition to DV infrastructure and test development, to post-silicon testing.

Roles and Responsibilities

  • Collaborate with world-class distributed systems hardware and software architects to transform product vision and behavioral specifications into efficient, comprehensive block-level and top-level tests which achieve outstanding coverage.
  • Incorporate state-of-the art verification techniques to efficiently tackle the demanding scale and performance requirements of a functionally complex device.
  • Define and implement infrastructure for effective HW/SW co-simulation.
  • Execute on a verification strategy which ensures that the prototype meets both the device level specifications as well as the system-level requirements.
  • The ideal candidate should have the versatility to build infrastructure and tests that can be leveraged across both ASIC and FPGA platforms.
Skills/Qualifications
  • Proven industry experience and successful track record in verifying chip- and block-level RTL designs for high-performance networking or computing chips, such as Network Interface Controllers, Smart-NICs, DPUs, accelerators, and/or switches in advanced silicon geometries. Experience with FPGA design flow/verification a strong plus.
  • Deep experience with full chip verification and infrastructure development.
  • Strong current knowledge of UVM constructs, components, and practices.
  • Expert knowledge of SystemVerilog, as well as Python or other scripting languages.
  • Experience with C/C++ and general software engineering principles is highly desirable.
  • Minimum BSEE/CE + 15 years or MSEE/CE + 10 years experience.
  • Proven track record of design execution and quality on products which have shipped in high-volume.

Company Background

Enfabrica is on a mission to revolutionize AI compute systems and infrastructure at scale through the development of superior-scaling networking silicon and software which we call the Accelerated Compute Fabric. Founded and led by an executive team assembled from first-class semiconductor and distributed systems/software companies throughout the industry, Enfabrica sets themselves apart from other startups with a very strong engineering pedigree, a proven track record of delivering, deploying and scaling products in data center production environments, and significant investor support for our ambitious journey Together, with their differentiated approach to solving the I/O bottlenecks in distributed AI and accelerated compute clusters, Enfabrica is unleashing the revolution in next-gen computing fabrics.

  • San Francisco, United States IC Resources Full time

    My client, a market-leading verification consultancy, is looking for a Design Verification Engineer to join their expert team in the US (remote).  This Design Verification Engineer position offers the chance to participate in an exciting range of high-profile projects, covering many different industry sectors, working with the most powerful Verification...


  • San Francisco, United States Onyx-Conseil Full time

    My client, a market-leading verification consultancy, is looking for a Design Verification Engineer to join their expert team in the US (remote). This Design Verification Engineer position offers the chance to participate in an exciting range of high-profile projects, covering many different industry sectors, working with the most powerful Verification tools...


  • San Francisco, United States IC Resources Full time

    My client, a market-leading verification consultancy, is looking for a Design Verification Engineer to join their expert team in the US (remote).  This Design Verification Engineer position offers the chance to participate in an exciting range of high-profile projects, covering many different industry sectors, working with the most powerful Verification...


  • San Francisco, California, United States Enfabrica Full time

    SummaryJoin an ambitious, experienced team of silicon and distributed systems experts as a design verification engineer. You have the opportunity to build a groundbreaking new category of product that revolutionizes the performance and scalability of next-generation distributed computing systems, and to help solve key infrastructure challenges facing our...


  • San Jose, United States Nexus Semiconductor Recruitment Full time

    We are seeking a talented Design Verification Engineer to join our team. In this role, you will play a critical part in ensuring the quality and reliability of our integrated IP subsystems by developing comprehensive test benches and executing rigorous verification processes. Responsibilities: Develop and maintain test benches using industry-standard...


  • San Jose, United States Nexus Semiconductor Recruitment Full time

    We are seeking a talented Design Verification Engineer to join our team. In this role, you will play a critical part in ensuring the quality and reliability of our integrated IP subsystems by developing comprehensive test benches and executing rigorous verification processes. Responsibilities: Develop and maintain test benches using industry-standard...


  • San Diego, United States Sivaltech Full time

    About the Role:We're seeking an experienced Design Verification Engineer to join our team! If you have:- 8-16 years of experience in design verification- Strong knowledge of SystemVerilog and UVM/VMM- Experience with PCIe and HDMI interfaces (Gen5/Gen6)Responsibilities:- Develop and maintain verification environments and tests- Collaborate with design...


  • San Diego, United States Sivaltech Full time

    About the Role:We're seeking an experienced Design Verification Engineer to join our team! If you have:- 8-16 years of experience in design verification- Strong knowledge of SystemVerilog and UVM/VMM- Experience with PCIe and HDMI interfaces (Gen5/Gen6)Responsibilities:- Develop and maintain verification environments and tests- Collaborate with design...


  • San Jose, United States Nexus Semiconductor Recruitment Full time

    We are seeking a talented Design Verification Engineer to join our team. In this role, you will play a critical part in ensuring the quality and reliability of our integrated IP subsystems by developing comprehensive test benches and executing rigorous verification processes.Responsibilities:Develop and maintain test benches using industry-standard...


  • San Jose, United States Quest Global Full time

    Quest Global is hiring for design verification engineer job position in the location of San Jose,CA. Below are the details. If interested please share your resume at shashank.verma@quest-global.com.Title :: Design Verification Engineer Location :: San Jose,CAJob description:Looking for an experienced verification engineer to participate in following...


  • San Jose, United States Canvendor Full time

    Title : Design Verification EngineerLocation : San Jose , CA / San Diego , CA Employment Type : Long Term ContractSkills and Qualifications:• BS in Computer Engineering, BSEE or comparable and 5+ years of industry experience in a design verification role• Proficient in System Verilog/UVM/OVM, and OOP/C++• Deep understanding of constrained randomization...


  • San Jose, United States Canvendor Full time

    Title : Design Verification EngineerLocation : San Jose , CA / San Diego , CA / Austin, TX (3 days per week)Employment Type : Long Term ContractSkills and Qualifications:• BS in Computer Engineering, BSEE or comparable and 6+ years of industry experience in a design verification role• Proficient in System Verilog/UVM/OVM, and OOP/C++• Deep...


  • San Jose, United States Intelliswift Software Full time

    Design Verification Engineer - Remote / San Jose, CADuration – 6 months + (can be extended longer)San Jose, CA / Remote Design Verification EngineerUVMSystem VerilogTest Bench DevelopmentSystemC (preferred) strong C/C++


  • San Jose, United States Intelliswift Software Full time

    Design Verification Engineer - Remote / San Jose, CADuration – 6 months + (can be extended longer)San Jose, CA / Remote Design Verification EngineerUVMSystem VerilogTest Bench DevelopmentSystemC (preferred) strong C/C++


  • San Diego, California, United States Google Full time

    About the RoleAt Google, we're pushing the boundaries of technology to make computing faster, seamless, and more powerful. As a Multimedia Design Verification Engineer, you'll play a critical role in ensuring the quality and reliability of our cutting-edge hardware and software technologies.Key ResponsibilitiesPlan and execute verification strategies for...


  • San Jose, United States ACL Digital Full time

    Position: Design Verification Engineer Location: San Jose/Austin (Onsite/Hybrid) Position Overview: 5+ years of relevant experience in Design Verification. Experience with System Verilog and UVM is a must. Strong experience in testbench development such as UVM methodology. Knowledge of GPU, experience with Shader, Texture, or Memory System a...


  • San Jose, United States Mastech Digital Full time

    Job Title: DV Engineer (GPU)Long Term ContractLocation : Hybrid onsite 3 days per week (No Remote candidate)Job DescriptionKnowledge of Block-level (unit level)Debugging and developmentUVM, System Verilog exp8 to 10 years of hands-on related expAs a GPU Design Verification Engineer, your talents will ensure the quality at the heart of our GPU architecture....


  • San Jose, United States Mastech Digital Full time

    Job Title: DV Engineer (GPU)Long Term ContractLocation : Hybrid onsite 3 days per week (No Remote candidate)Job DescriptionKnowledge of Block-level (unit level)Debugging and developmentUVM, System Verilog exp8 to 10 years of hands-on related expAs a GPU Design Verification Engineer, your talents will ensure the quality at the heart of our GPU architecture....


  • San Jose, United States Canvendor Full time

    Job Title: Design Verification Engineer Job Location: San Jose, CA(Onsite) Type: Contract Duration: 12+ Months Job Description: Triage regression failures and make testbench updates. Debug functional errors in RTL model using simulation and debug tools. Maintain efficient and clean regression status. Develop Scalable System Verilog/UVM testbenches for unit...


  • San Jose, California, United States Sql Pager LLC Full time

    Job Title: Lead Design Verification EngineerJob Summary:We are seeking a highly skilled Lead Design Verification Engineer to join our team at Sql Pager LLC. As a key member of our engineering team, you will be responsible for leading the design verification efforts on complex semiconductor products.Key Responsibilities:Lead the verification efforts on PCIe...