Senior Design Engineer

7 days ago


San Diego, United States NXP Semiconductors Full time

Senior Design Engineer (SoC RTL) page is loaded## Senior Design Engineer (SoC RTL)locations: San Diego (Innovation Dr)time type: Full timeposted on: Posted Yesterdayjob requisition id: R-10060901**Senior Design Engineer (SoC RTL)**NXP Semiconductors N.V. (NASDAQ: NXPI) enables secure connections for a smarter world, advancing solutions that make lives easier, better, and safer. As the world leader in secure connectivity solutions for embedded applications, NXP is driving innovation in the automotive, industrial & IoT, mobile, and communication infrastructure markets. Built on more than 60 years of combined experience and expertise, the company has approximately 29,000 employees in more than 30 countries and posted revenue of $8.61 billion in 2020**Business Line Description** We are part of ACE Engineering, a central design organization within NXP, Implementing designs for multiple business lines in Automotive, Internet of Things (IoT), Digital Networking**Job Summary:*** Building Subsystems and/or SoC RTL integration for Internal or Vendor driven IPs like ARM Cores, DDR, PCIe, Ethernet, DSP/AIML cores, GPU, VPU, MIPI-CSI, USB, Display Controller* Write Micro-Architecture and detailed design specification in close collaboration with architecture, circuit designers, DFT/Physical Design/Verification engineers.* Provide high-quality RTL description, including assertions, for the design.* Perform all aspects of the SoC design flow from high level design to Synthesis.**Key Challenges:*** The team works on Best in class Leading technologies designing chips for future Autonomous EVs or IoT Devices.* Being life-critical application, all engineers are trained on Functional Safety and Design Quality standards to ensure correct by construction architecture and designs.* Perform concept studies and provide direction in terms of performance, gate count and power for various digital designs.* Existing team is a mix of Design Architects, Domain experts and Tools/Flows/Methodology/Process champions - Right set of people who can own full chip from Definition to Production.* Team is groomed to demonstrate right set of values like Customer First, Ownership, Collaboration, Speed and Quality.* Great opportunities to innovate with supportive and encouraging environment, converting into Patents, Defensive Publications and Trade Secrets with generous rewards.**Cross functional aspects:*** The team members own and gain expertise in their specific areas of assignment, while collaborating with Global stakeholders.* The role also involves contributing to improvements in Tools, Flows and Methodologies across global design community, interacting with global sites.* There are opportunities to work in wide range of domains and learning through cross-functional handoffs and interactions**Job Qualifications:*** MS or PhD in Electrical/Electronic/ Computer Engineering* Requires 8+ years of experience in high performance digital logic designs and SoC Integration using ARM Cores, Bus Protocols and Interconnects* Must have expertise on RTL Sign off checks (LINT, CDC, RDC, LEC, UPF)* Experience with Synopsys VCS or Cadence RTL simulator, Design Complier (DC) or RTL Compiler (RC or Genus), Verdi Debugging tool* Preferred Expertise: + Clock/Reset/Power Management Architecture would be a plus + Logic Synthesis and Timing Closure, Netlist ECO would be a plus + ISO26262 based functional safety relevant microcontroller architectures is a plus* Self-motivated with Excellent written and verbal communication skills* Creative problem-solving skills, logic analysis skills, ability to logically break complex problems down to manageable components* Should be a team player and willing to work with cross functional teams in issues resolution* Experience collaborating with international teams* Experience mentoring junior team members and overseeing their work**Job Location:*** Austin, TX or San Diego, CAThe base salary range for this position is as mentioned below per year. We also provide competitive benefits, incentive compensation, and/or equity for certain roles. Company benefits include health. dental, and vision insurance. 401(k), and paid leave. Please note that the base salary range (OR hourly rate) is a guideline, and individual total compensation may vary based on a number of factors such as qualifications, skill level, work location, and other business and organizational needs. This base pay range is specific to California and is not applicable to other locations. A reasonable estimate of the base salary range as of the date of this posting is:$166,200 to $228,500 annuallyNXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.#LI-6692## Bright Minds. Bright Futures.We believe that a key component to growing our business is to develop our people. To enable you to grow your career at NXP, we offer online and offline learning opportunities to help you develop some of your core and professional skills.
#J-18808-Ljbffr


  • Senior ASIC Engineer

    2 weeks ago


    San Jose, CA, United States Top Engineer Full time

    TOP ENGINEER JOB POST!!! Confidential Search for International Employer Industry: Electronics / Semiconductors Degree: BSEE Required (MSEE Preferred) Experience: 10+ years with Full ASIC/SoC Lifecycle CUTTING-EDGE CUSTOM ASICs & SOCs FOR EMERGING TECHNOLOGIES Role: Senior ASIC Engineer - ARM-Based Systems Join a cutting-edge developer of custom ASICs and...

  • Senior ASIC Engineer

    2 weeks ago


    San Jose, CA, United States Top Engineer Full time

    TOP ENGINEER JOB POST!!! Confidential Search for International Employer Industry: Electronics / Semiconductors Degree: BSEE Required (MSEE Preferred) Experience: 10+ years with Full ASIC/SoC Lifecycle CUTTING-EDGE CUSTOM ASICs & SOCs FOR EMERGING TECHNOLOGIES Role: Senior ASIC Engineer - ARM-Based Systems Join a cutting-edge developer of custom ASICs and...


  • San Diego, United States Kyocera Full time

    Join Kyocera International, Inc.We’re hiring a Senior Design Engineer at our San Diego, CA facility! Salary Range: $87,000-125,000 annually(Final offer based on experience, education, skills, and market factors) Why Kyocera?With nearly 80,000 employees worldwide, Kyocera is a global leader in advanced ceramic technologies used in aerospace, automotive,...


  • San Diego, United States Kyocera Full time

    Join Kyocera International, Inc. https://americas.kyocera.com/sc/We’re hiring a Senior Design Engineer at our San Diego, CA facility! Salary Range: $87,000-125,000 annually(Final offer based on experience, education, skills, and market factors) Why Kyocera?With nearly 80,000 employees worldwide, Kyocera is a global leader in advanced ceramic technologies...


  • San Diego, United States Caterpillar Brazil Full time

    Senior Electrical Design Engineer page is loaded## Senior Electrical Design Engineerlocations: San Diego, Californiatime type: Full timeposted on: Posted Todayjob requisition id: R0000333067**Career Area:**Engineering**Job Description:****Your Work Shapes the World at Caterpillar Inc.**When you join Caterpillar, you're joining a global team who cares...


  • San Diego, CA, United States Kyocera International Full time

    Description Join Kyocera International, Inc. https://americas.kyocera.com/sc/ We're hiring a Senior Design Engineer at our San Diego, CA facility! Salary Range: $87,000-125,000 annually (Final offer based on experience, education, skills, and market factors) Why Kyocera? With nearly 80,000 employees worldwide, Kyocera is a global leader in advanced ceramic...


  • San Jose, CA, United States Cadence Design Systems Full time

    Senior Applications Engineer DDR Design IP page is loaded## Senior Applications Engineer DDR Design IPlocations: SAN JOSEtime type: Full timeposted on: Posted Todayjob requisition id: R51389## **At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.**### Senior Applications Engineer DDR Design IP Job...


  • San Jose, CA, United States Cadence Design Systems Full time

    Senior Applications Engineer DDR Design IP page is loaded## Senior Applications Engineer DDR Design IPlocations: SAN JOSEtime type: Full timeposted on: Posted Todayjob requisition id: R51389## **At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.**### Senior Applications Engineer DDR Design IP Job...


  • San Jose, CA, United States Cadence Design Systems Full time

    Senior Applications Engineer DDR Design IP page is loaded## Senior Applications Engineer DDR Design IPlocations: SAN JOSEtime type: Full timeposted on: Posted Todayjob requisition id: R51389## **At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.**### Senior Applications Engineer DDR Design IP Job...


  • San Jose, CA, United States Cadence Design Systems Full time

    Senior Applications Engineer DDR Design IP page is loaded## Senior Applications Engineer DDR Design IPlocations: SAN JOSEtime type: Full timeposted on: Posted Todayjob requisition id: R51389## **At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.**### Senior Applications Engineer DDR Design IP Job...